Manuale UtenteSommario1 PREFACE6Document Organization6Documentation Overview6Notational conventions6Trademarks7Revision History82 HARDWARE OVERVIEW9Block Diagram of the C6713CPU10Figure 1: Block diagram of the C6713CPU10Figure 2: Top side of the C6713CPU11Figure 3: Bottom side of the C6713CPU112.2 Connectors122.2.1 micro-line® Connectors122.2.2 JTAG Connector122.3 Interfaces and Hardware Components122.3.1 FPGA122.3.2 External Memory (on-board SDRAM)13Figure 4: FPGA connections overview132.3.3 Flash Memory142.3.4 PLD142.3.5 UART / RS-232 Interface142.3.6 Temperature Sensor142.3.7 Reset Generator and Watchdog152.3.8 External Flags (XF signals)152.3.9 Power Supply of the Board152.4 Status LED's152.4.1 User Programmable LED's (PLD)162.4.2 User Programmable LED (FPGA)162.5 DSP peripherals162.5.1 Multichannel Audio Serial Ports (McASP)162.5.2 External Memory Interface (EMIF)162.5.3 Inter Integrated Circuit (I2C) Interfaces172.5.4 General Purpose Input / Output Pins (GPIO)172.5.5 Multi-channel Buffered Serial Ports (McBSP)172.5.6 Timers182.5.7 Host Port Interface (HPI)182.5.8 Interrupts182.5.9 DMA193 MEMORY MAPS AND DESCRIPTION OF THE PLD REGISTERS20TMS320C6713 Memory Map20Table 1: Memory map of the processor20C6713CPU Address Map21Internal fast SRAM21DSP Peripherals21External SDRAM21Flash Memory21Table 2: Memory map of the C6713CPU21Endianness22Figure 5: Data representation in memory in little endian configuration223.8 EMIF Configuration233.8.1 Default EMIF configuration23Description of the PLD Board Registers23Table 3: default initialization values for the FPGA related CE space registers23Table 4: CE2 default configuration23Table 5: CE3 default configuration233.10 Description of the PLD Registers243.10.1 Hardware Configuration Register (HWCFG)24Table 6: PLD and UART registers of the C6713CPU24Table 7: PLD register quick reference243.10.2 FPGA Control Register (FCR)253.10.3 LED Control Register (LED)253.10.4 Module Control Register (MCR)263.10.5 I2C Bus Control Register (I2C)263.10.6 External Flag Register (XF)273.10.7 Watchdog Register (WDG)273.10.8 Version Register (VER)28Table 8: Version register encoding284 BOOT PROCESS AND DEFAULT SETUP OF THE C6713CPU29Table 9: Default clock and EMIF settings of the C6713CPU295 USING THE FLASH FILE SYSTEM306 DESCRIPTION OF THE MICRO-LINE® BOARD CONNECTORS31Location of the Connectors31Figure 6: Connector locations31Connector Overview32Pinout Tables of the micro-line® Connector32Table 10: Connector overview32Table 11: Pinout of the micro-line® connectors32Table 12: Pinout summary for the McBSP interfaces33Table 13: Pinout summary for the timers33Table 14: Pinout summary for the I2C interfaces33Table 15: Pinout summary and signal routing for the McASP interfaces34Pinout of the JTAG Connector35Table 16: Pinout of the JTAG connector35Figure 7: JTAG adapter for the C6713CPU356.5 Function of the micro-line® Connector Pins366.5.1 Connector A366.5.2 Connector B366.5.3 Connector BB366.5.4 Connector D376.5.5 Connector E387 ENVIRONMENT44Minimum Connections44Figure 8: Supplying the C6713CPU with power44Figure 9: Connecting the serial interface (RS-232) to a PC457.2 Changing the Board Configuration467.2.1 Location of modifiable components46Table 17: Factory default configuration summary46Figure 10: Location of configuration elements (top side)467.2.2 Configuring DSP Clock Speed47Configuring for HPI or McASP1 Usage47Configuring micro-line® Pin D30 Termination47Configuring for I2C interface #0 Operation47Figure 11: Location of configuration elements (bottom side)47Configuring CLKS1 / SCL1 Termination48Configuring FPGA I/O Behavior When FPGA is not Loaded487.3 Signal Levels and Loads487.3.1 Input Voltage Levels for non-FPGA Signals487.3.2 Output Voltage Levels for non-FPGA Signals487.3.3 Allowed Output Loads48Supply Voltage49Power Consumption49Reset Timing49Ambient Temperature49Ambient Humidity49Table 18: Voltage limits for the C6713CPU49Table 19: Power consumption of the C6713CPU49Table 20: Reset timing49Dimensions of the Board50Figure 12: Dimensions of the C6713CPU (in millimeters)50Figure 13: Complete micro-line® footprint51Spare micro-line® Connectors52Figure 14: C6713CPU connector pins528 LIST OF ABBREVIATIONS USED IN THIS DOCUMENT539 LITERATURE REFERENCES54Dimensioni: 1020 KBPagine: 54Language: EnglishApri il manuale