用户手册 — Kane Industries C6713CPU

目录

• 1 PREFACE

  6
• Document Organization

  6
• Documentation Overview

  6
• Notational conventions

  6
• Trademarks

  7
• Revision History

  8
• 2 HARDWARE OVERVIEW

  9
• Block Diagram of the C6713CPU

  10
• Figure 1: Block diagram of the C6713CPU

  10
• Figure 2: Top side of the C6713CPU

  11
• Figure 3: Bottom side of the C6713CPU

  11
• 2.2 Connectors

  12
• 2.2.1 micro-line® Connectors

  12
• 2.2.2 JTAG Connector

  12
• 2.3 Interfaces and Hardware Components

  12
• 2.3.1 FPGA

  12
• 2.3.2 External Memory (on-board SDRAM)

  13
• Figure 4: FPGA connections overview

  13
• 2.3.3 Flash Memory

  14
• 2.3.4 PLD

  14
• 2.3.5 UART / RS-232 Interface

  14
• 2.3.6 Temperature Sensor

  14
• 2.3.7 Reset Generator and Watchdog

  15
• 2.3.8 External Flags (XF signals)

  15
• 2.3.9 Power Supply of the Board

  15
• 2.4 Status LED's

  15
• 2.4.1 User Programmable LED's (PLD)

  16
• 2.4.2 User Programmable LED (FPGA)

  16
• 2.5 DSP peripherals

  16
• 2.5.1 Multichannel Audio Serial Ports (McASP)

  16
• 2.5.2 External Memory Interface (EMIF)

  16
• 2.5.3 Inter Integrated Circuit (I2C) Interfaces

  17
• 2.5.4 General Purpose Input / Output Pins (GPIO)

  17
• 2.5.5 Multi-channel Buffered Serial Ports (McBSP)

  17
• 2.5.6 Timers

  18
• 2.5.7 Host Port Interface (HPI)

  18
• 2.5.8 Interrupts

  18
• 2.5.9 DMA

  19
• 3 MEMORY MAPS AND DESCRIPTION OF THE PLD REGISTERS

  20
• TMS320C6713 Memory Map

  20
• Table 1: Memory map of the processor

  20
• C6713CPU Address Map

  21
• Internal fast SRAM

  21
• DSP Peripherals

  21
• External SDRAM

  21
• Flash Memory

  21
• Table 2: Memory map of the C6713CPU

  21
• Endianness

  22
• Figure 5: Data representation in memory in little endian configuration

  22
• 3.8 EMIF Configuration

  23
• 3.8.1 Default EMIF configuration

  23
• Description of the PLD Board Registers

  23
• Table 3: default initialization values for the FPGA related CE space registers

  23
• Table 4: CE2 default configuration

  23
• Table 5: CE3 default configuration

  23
• 3.10 Description of the PLD Registers

  24
• 3.10.1 Hardware Configuration Register (HWCFG)

  24
• Table 6: PLD and UART registers of the C6713CPU

  24
• Table 7: PLD register quick reference

  24
• 3.10.2 FPGA Control Register (FCR)

  25
• 3.10.3 LED Control Register (LED)

  25
• 3.10.4 Module Control Register (MCR)

  26
• 3.10.5 I2C Bus Control Register (I2C)

  26
• 3.10.6 External Flag Register (XF)

  27
• 3.10.7 Watchdog Register (WDG)

  27
• 3.10.8 Version Register (VER)

  28
• Table 8: Version register encoding

  28
• 4 BOOT PROCESS AND DEFAULT SETUP OF THE C6713CPU

  29
• Table 9: Default clock and EMIF settings of the C6713CPU

  29
• 5 USING THE FLASH FILE SYSTEM

  30
• 6 DESCRIPTION OF THE MICRO-LINE® BOARD CONNECTORS

  31
• Location of the Connectors

  31
• Figure 6: Connector locations

  31
• Connector Overview

  32
• Pinout Tables of the micro-line® Connector

  32
• Table 10: Connector overview

  32
• Table 11: Pinout of the micro-line® connectors

  32
• Table 12: Pinout summary for the McBSP interfaces

  33
• Table 13: Pinout summary for the timers

  33
• Table 14: Pinout summary for the I2C interfaces

  33
• Table 15: Pinout summary and signal routing for the McASP interfaces

  34
• Pinout of the JTAG Connector

  35
• Table 16: Pinout of the JTAG connector

  35
• Figure 7: JTAG adapter for the C6713CPU

  35
• 6.5 Function of the micro-line® Connector Pins

  36
• 6.5.1 Connector A

  36
• 6.5.2 Connector B

  36
• 6.5.3 Connector BB

  36
• 6.5.4 Connector D

  37
• 6.5.5 Connector E

  38
• 7 ENVIRONMENT

  44
• Minimum Connections

  44
• Figure 8: Supplying the C6713CPU with power

  44
• Figure 9: Connecting the serial interface (RS-232) to a PC

  45
• 7.2 Changing the Board Configuration

  46
• 7.2.1 Location of modifiable components

  46
• Table 17: Factory default configuration summary

  46
• Figure 10: Location of configuration elements (top side)

  46
• 7.2.2 Configuring DSP Clock Speed

  47
• Configuring for HPI or McASP1 Usage

  47
• Configuring micro-line® Pin D30 Termination

  47
• Configuring for I2C interface #0 Operation

  47
• Figure 11: Location of configuration elements (bottom side)

  47
• Configuring CLKS1 / SCL1 Termination

  48
• Configuring FPGA I/O Behavior When FPGA is not Loaded

  48
• 7.3 Signal Levels and Loads

  48
• 7.3.1 Input Voltage Levels for non-FPGA Signals

  48
• 7.3.2 Output Voltage Levels for non-FPGA Signals

  48
• 7.3.3 Allowed Output Loads

  48
• Supply Voltage

  49
• Power Consumption

  49
• Reset Timing

  49
• Ambient Temperature

  49
• Ambient Humidity

  49
• Table 18: Voltage limits for the C6713CPU

  49
• Table 19: Power consumption of the C6713CPU

  49
• Table 20: Reset timing

  49
• Dimensions of the Board

  50
• Figure 12: Dimensions of the C6713CPU (in millimeters)

  50
• Figure 13: Complete micro-line® footprint

  51
• Spare micro-line® Connectors

  52
• Figure 14: C6713CPU connector pins

  52
• 8 LIST OF ABBREVIATIONS USED IN THIS DOCUMENT

  53
• 9 LITERATURE REFERENCES

  54