Fujitsu CM71-00101-5E ユーザーズマニュアル
![Fujitsu](https://files.manualsbrain.com/attachments/6c4642b33d2edbd09f94719c20a133aa0e862902/common/fit/150/50/80a45702a21fefb1823bce6851e87db450dccf7792cb572ebc8a90330a68/brand_logo.png)
184
CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS
7.87
JMP (Jump)
This is a branching instruction with no delay slot.
Branches to the address indicated by "Ri".
Branches to the address indicated by "Ri".
■
JMP (Jump)
Assembler format:
JMP @Ri
Operation:
Ri
→
PC
Flag change:
N, Z, V, and C: Unchanged
Execution cycles:
2 cycles
Instruction format:
Example:
JMP @R1
N
Z
V
C
–
–
–
–
MSB
LSB
1
0
0
1
0
1
1
1
0
0
0
0
Ri
R1
R1
C 0 0 0 8 0 0 0
F F 8 0 0 0 0 0
0 0 0 0
0 0 F F
C 0 0 0 8 0 0 0
PC
PC
Before execution
After execution
Instruction bit pattern : 1001 0111 0000 0001