Texas Instruments SRC4382 Evaluation Module (EVM) and USB motherboard SRC4382EVM-PDK SRC4382EVM-PDK データシート
製品コード
SRC4382EVM-PDK
www.ti.com
ELECTRICAL CHARACTERISTICS: General, SRC, DIR, and DIT
SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007
All specifications are at T
A
= +25C, VDD18 = +1.8V, VDD33 = +3.3V, VIO = +3.3V, and VCC = +3.3V, unless otherwise noted.
SRC4382
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
DIGITAL I/O CHARACTERISTICS
(All I/O Pins Except Line Receivers and Line Driver)
(All I/O Pins Except Line Receivers and Line Driver)
High-Level Input Voltage, V
IH
0.7
נ
VIO
VIO
V
Low-Level Input Voltage, V
IL
0
0.3
נ
VIO
V
High-Level Input Current, I
IH
0.5
10
μ
A
Low-Level Input Current, V
IL
0.5
10
μ
A
High-Level Output Voltage, V
OH
I
O
= –4mA
0.8
נ
VIO
VIO
V
Low-Level Output Voltage, V
OL
I
O
= +4mA
0
0.2
נ
VIO
V
Input Capacitance, C
IN
3
pF
LINE RECEIVER INPUTS
(RX1+, RX1–, RX2+, RX2–, RX3+, RX3–, RX4+, RX4–)
(RX1+, RX1–, RX2+, RX2–, RX3+, RX3–, RX4+, RX4–)
Voltage across a given
Differential Input Sensitivity, V
TH
150
200
mV
differential input pair
Input Hysteresis, V
HY
150
mV
LINE DRIVER OUTPUTS
(TX+, TX–)
(TX+, TX–)
Differential Output Voltage, V
TXO
R
L
= 110
Ω
Across TX+ and TX–
5.4
V
PP
MASTER CLOCK INPUT
Master Clock Input (MCLK) Frequency, f
MCLK
1
27.7
MHz
Master Clock Input (MCLK) Duty Cycle, f
MCLKD
45
55
%
ASYNCHRONOUS SAMPLE RATE CONVERTER (SRC)
Input or Output Sampling Rate, f
SIN
or f
SOUT
4
216
kHz
Input-to-Output Sampling Ratio
1:16
16:1
Interchannel Gain Mismatch
0
dB
Interchannel Phase Mismatch
0
Degrees
Dynamic Range (no weighting filter applied)
(1)
BW = 22Hz to f
SOUT
/2,
f = 997Hz at –60dBFS
f
SIN
:f
SOUT
= 12kHz:192kHz
125
dB
f
SIN
:f
SOUT
= 44.1kHz:44.1kHz
125
dB
f
SIN
:f
SOUT
= 44.1kHz:48kHz
125
dB
f
SIN
:f
SOUT
= 44.1kHz:96kHz
125
dB
f
SIN
:f
SOUT
= 44.1kHz:192kHz
125
dB
f
SIN
:f
SOUT
= 48kHz:44.1kHz
125
dB
f
SIN
:f
SOUT
= 48kHz:48kHz
125
dB
f
SIN
:f
SOUT
= 48kHz:96kHz
125
dB
f
SIN
:f
SOUT
= 48kHz:192kHz
125
dB
f
SIN
:f
SOUT
= 96kHz:44.1kHz
125
dB
f
SIN
:f
SOUT
= 96kHz:48kHz
125
dB
f
SIN
:f
SOUT
= 96kHz:96kHz
125
dB
f
SIN
:f
SOUT
= 96kHz:192kHz
125
dB
f
SIN
:f
SOUT
= 192kHz:12kHz
125
dB
f
SIN
:f
SOUT
= 192kHz:44.1kHz
125
dB
f
SIN
:f
SOUT
= 192kHz:48kHz
125
dB
f
SIN
:f
SOUT
= 192kHz:96kHz
125
dB
f
SIN
:f
SOUT
= 192kHz:192kHz
125
dB
(1)
Measured with an Audio Precision SYS-2722 192kHz test system with the input and output sampling frequencies asynchronous to one
another. A-weighted dynamic range specifications will be improved by approximately 2dB to 3dB when compared to the results without
A-weighting applied.
another. A-weighted dynamic range specifications will be improved by approximately 2dB to 3dB when compared to the results without
A-weighting applied.
4
Copyright © 2006–2007, Texas Instruments Incorporated
Product Folder Link(s):