Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK データシート

製品コード
AT91SAM9M10-G45-EK
ページ / 55
44
SAM9M10 [SUMMARY]
6355ES–ATARM–12-Mar-13
 
10.
Embedded Peripherals 
10.1
Serial Peripheral Interface (SPI)
z
Supports communication with serial external devices
z
Four chip selects with external decoder support allow communication with up to 15 peripherals
z
Serial memories, such as DataFlash and 3-wire EEPROMs
z
Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
z
External co-processors
z
Master or slave serial peripheral bus interface
z
8- to 16-bit programmable data length per chip select
z
Programmable phase and polarity per chip select
z
Programmable transfer delays between consecutive transfers and between clock and data per chip select
z
Programmable delay between consecutive transfers
z
Selectable mode fault detection
z
Very fast transfers supported
z
Transfers with baud rates up to MCK
z
The chip select line may be left active to speed up transfers on the same device
10.2
Two Wire Interface (TWI)
z
Compatibility with standard two-wire serial memory
z
One, two or three bytes for slave address
z
Sequential read/write operations
z
Supports either master or slave modes
z
Compatible with Standard Two-wire Serial Memories 
z
Master, Multi-master and Slave Mode Operation 
z
Bit Rate: Up to 400 Kbits 
z
General Call Supported in Slave mode 
z
Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers in Master Mode 
Only
z
One Channel for the Receiver, One Channel for the Transmitter 
z
Next Buffer Support 
10.3
Universal Synchronous Asynchronous Receiver Transmitter (USART)
z
Programmable Baud Rate Generator
z
5- to 9-bit full-duplex synchronous or asynchronous serial communications
z
1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
z
Parity generation and error detection
z
Framing error detection, overrun error detection
z
MSB- or LSB-first
z
Optional break generation and detection
z
By 8 or by-16 over-sampling receiver frequency
z
Hardware handshaking RTS-CTS
z
Receiver time-out and transmitter timeguard
z
Optional Multi-drop Mode with address generation and detection
z
Optional Manchester Encoding