Gemalto M2M GmbH EHS6-A 사용자 설명서

다운로드
페이지 41
Cinterion
®
 EHS6-A Hardware Interface Overview 
Page 10 of 41
 
1.1 Key Features at a Glance 
10
 
 
EHS6-A_HIO_v02.770 
2014-08-13
 
Confidential / Preliminary
 
 
Feature
 
Implementation
Microsoft™ compatibility RIL for Pocket PC and Smartphone 
SIM Application Toolkit
SAT Release 99 
Firmware update
 
Generic update from host application over ASC0 or USB modem. 
 
Interfaces
 
Module interface
 
Surface mount device with solderable connection pads (SMT application 
interface). Land grid array (LGA) technology ensures high solder joint 
reliability and provides the possibility to use an optional module mounting 
socket.
 
For more information on how to integrate SMT modules see also 
[3]
. This 
application note comprises chapters on module mounting and application 
layout issues as well as on additional SMT application development 
equipment.
 
USB
 
USB 2.0 High Speed (480Mbit/s) device interface, Full Speed (12Mbit/s) 
compliant
 
2 serial interfaces 
 
ASC0 (shared with GPIO lines):
•  8-wire modem interface with status and control lines, unbalanced, 
asynchronous
 
•  Adjustable baud rates: 1,200bps to 921,600bps
 
•  Autobauding: 1,200bps to 230,400bps
 
•  Supports RTS0/CTS0 hardware flow control.
 
•  Multiplex ability according to GSM 07.10 Multiplexer Protocol. ASC1 
(shared with GPIO lines):
 
•  4-wire, unbalanced asynchronous interface
 
•  Adjustable baud rates: 1,200bps to 921,60bps
 
•  Autobauding: 1,200bps to 230,400bps
 
•  Supports RTS1/CTS1 hardware flow control
 
Audio
 
1 analog interface (with microphone feeding)
1 digital interface (PCM), shared with GPIO lines
 
UICC interface
 
Supported SIM/USIM cards: 3V, 1.8V 
GPIO interface
 
14 GPIO lines shared with ASC0 lines, LED signalling, PWM functionality, 
fast shutdown and pulse counter 4 GPIO lines shared with PCM interface
4 GPIO lines shared with ASC1, SPI and HSIC interfaces
 
I
2
C interface
 
Supports I
2
C serial interface
HSIC interface
 
High-Speed Inter-Chip (HSIC) interface for USB chip-to-chip interconnect 
including Link Power Management (LPM) lines shared with GPIO lines
 
SPI interface
 
Serial peripheral interface, shared with GPIO lines
Antenna interface pads
50  
 
Power on/off, Reset