Texas Instruments Delfino C28346 DIM168 ControlCARD TMDSCNCD28346-168 TMDSCNCD28346-168 데이터 시트
제품 코드
TMDSCNCD28346-168
SPRS516D – MARCH 2009 – REVISED AUGUST 2012
Contents
1
TMS320C2834x ( Delfino™) MCUs
.......................................................................................
1.1
Overview
....................................................................................................................
1.2
Features
....................................................................................................................
1.3
Getting Started
.............................................................................................................
2
Introduction
......................................................................................................................
2.1
Pin Assignments
...........................................................................................................
2.2
Signal Descriptions
........................................................................................................
3
Functional Overview
..........................................................................................................
3.1
Memory Maps
..............................................................................................................
3.2
Brief Descriptions
..........................................................................................................
3.2.1
C28x CPU
.......................................................................................................
3.2.2
Memory Bus (Harvard Bus Architecture)
....................................................................
3.2.3
Peripheral Bus
..................................................................................................
3.2.4
Real-Time JTAG and Analysis
................................................................................
3.2.5
External Interface (XINTF)
....................................................................................
3.2.6
M0, M1 SARAMs
...............................................................................................
3.2.7
L0, L1, L2, L3, L4, L5, L6, L7, H0, H1, H2, H3, H4, H5 SARAMs
.......................................
3.2.8
Boot ROM
.......................................................................................................
3.2.9
Security
..........................................................................................................
3.2.10
Peripheral Interrupt Expansion (PIE) Block
.................................................................
3.2.11
External Interrupts (XINT1–XINT7, XNMI)
..................................................................
3.2.12
Oscillator and PLL
..............................................................................................
3.2.13
Watchdog
........................................................................................................
3.2.14
Peripheral Clocking
.............................................................................................
3.2.15
Low-Power Modes
..............................................................................................
3.2.16
Peripheral Frames 0, 1, 2, 3 (PFn)
...........................................................................
3.2.17
General-Purpose Input/Output (GPIO) Multiplexer
.........................................................
3.2.18
32-Bit CPU-Timers (0, 1, 2)
...................................................................................
3.2.19
Control Peripherals
.............................................................................................
3.2.20
Serial Port Peripherals
.........................................................................................
3.3
Register Map
...............................................................................................................
3.4
Device Emulation Registers
..............................................................................................
3.5
Interrupts
....................................................................................................................
3.5.1
External Interrupts
..............................................................................................
3.6
System Control
............................................................................................................
3.6.1
OSC and PLL Block
............................................................................................
3.6.1.1
External Reference Oscillator Clock Option
....................................................
3.6.1.2
PLL-Based Clock Module
.........................................................................
3.6.1.3
Loss of Input Clock
................................................................................
3.6.2
Watchdog Block
.................................................................................................
3.7
Low-Power Modes Block
.................................................................................................
4
Peripherals
.......................................................................................................................
4.1
DMA Overview
.............................................................................................................
4.2
32-Bit CPU-Timer 0, CPU-Timer 1, CPU-Timer 2
.....................................................................
4.3
Enhanced PWM Modules
................................................................................................
4.4
High-Resolution PWM (HRPWM)
.......................................................................................
4.5
Enhanced CAP Modules
.................................................................................................
4.6
Enhanced QEP Modules
.................................................................................................
4.7
External ADC Interface
...................................................................................................
4.8
Multichannel Buffered Serial Port (McBSP) Module
..................................................................
4.9
Enhanced Controller Area Network (eCAN) Modules (eCAN-A and eCAN-B)
....................................
2
Contents
Copyright © 2009–2012, Texas Instruments Incorporated