Texas Instruments Evaluation Module for TPS3808G01 TPS3808G01DBVEVM TPS3808G01DBVEVM 데이터 시트
제품 코드
TPS3808G01DBVEVM
www.ti.com
Board Layout
4
Board Layout
This section provides the TPS3808G01EVM board layout and illustrations.
4.1
Layout
NOTE:
Board layouts are not to scale. These figures are intended to show how the board is laid
out; they are not intended to be used for manufacturing TPS3808G01EVM PCBs.
through
show the PCB layouts.
Figure 4. Top Layer Assembly
5
SBVU015 – April 2010
TPS3808G01EVM
Copyright © 2010, Texas Instruments Incorporated