Texas Instruments MSP430F677xIPEU & MSP430F677x1IPEU 128-Pin target board MSP-TS430PEU128 MSP-TS430PEU128 데이터 시트
제품 코드
MSP-TS430PEU128
(MSP430F677xIPZ only)
P2.7/PM_UCB0CLK/CB2
P2.7/PM_UCB0CLK/CB2
1
DVCC
DVSS
0
Bus
Keeper
D
EN
P2DS.x
EN
SET
Q
Comparator_B
Interrupt
Edge
Select
CBPD.z
P2REN.x
P2DIR.x
P2OUT.x
from Port Mapping
P2SEL0.x
P2IN.x
to Port Mapping
P2IE.x
P2IRQ.x
P2IFG.x
P2SEL.x
P2IES.x
from Port Mapping
P2MAP.x = PMAP_ANALOG
1
0
1
0
1
0
1
0
ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x
,
MSP430F676x
,
MSP430F674x
SLAS768D – SEPTEMBER 2012 – REVISED DECEMBER 2013
Port P2, P2.7, Input/Output With Schmitt Trigger (MSP430F677xIPZ Only)
Table 76. Port P2 (P2.7) Pin Functions (MSP430F677xIPZ Only)
CONTROL BITS OR SIGNALS
(1)
PIN NAME (P2.x)
x
FUNCTION
P2DIR.x
P2SEL0.x
P2MAP.x
CBPD.z
P2.7 (I/O)
I:0; O:1
0
X
0
Mapped secondary digital function
X
1
≤ 30
0
P2.7/PM_UCB0CLK/
7
CB2
Output driver and input Schmitt trigger disabled
X
1
= 31
0
CB2
X
X
X
1 (z = 2)
(1)
X = don't care
106
Copyright © 2012–2013, Texas Instruments Incorporated