Texas Instruments DM6467 Digital Video Evaluation Module TMDXEVM6467T TMDXEVM6467T 데이터 시트
제품 코드
TMDXEVM6467T
SPRS605C – JULY 2009 – REVISED JUNE 2012
31
30
28
27
26
24
23
22
20
19
18
16
RSV
VDCEP
RSV
PCIP
RSV
HPIP
RSV
VLYNQP
R-0
R/W-100
R-0
R/W-110
R-0
R/W-110
R-0
R/W-101
15
14
12
11
10
8
7
3
2
0
RSV
ATAP
RSV
USBP
RESERVED
EMACP
R-0
R/W-101
R-0
R/W-101
R-0000 0
R/W-101
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 4-12. MSTPRI1 Register [0x01C4 0040]
Table 4-16. MSTPRI1 Register Bit Descriptions
BIT
NAME
DESCRIPTION
31
RSV
Reserved. Read returns "0".
30:28
VDCEP
VDCE master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4 [Default]
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6
011 = Priority 3
111 = Priority 7 (Lowest)
27
RSV
Reserved. Read returns "0".
26:24
PCIP
PCI master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6 [Default]
011 = Priority 3
111 = Priority 7 (Lowest)
23
RSV
Reserved. Read returns "0".
HPI master port priority in System Infrastructure. Same priority 0–7 selection as above.
22:20
HPIP
"110" = Priority 6 [default].
19
RSV
Reserved. Read returns "0".
VLYNQ master port priority in System Infrastructure. Same priority 0–7 selection as above.
18:16
VLYNQP
"110" = Priority 6 [default].
15
RSV
Reserved. Read returns "0".
ATA master port priority in System Infrastructure. Same priority 0–7 selection as above.
14:12
ATAP
"101" = Priority 5 [default].
11
RSV
Reserved. Read returns "0".
USB master port priority in System Infrastructure. Same priority 0–7 selection as above.
10:8
USBP
"101" = Priority 5 [default].
7:3
RESERVED
Reserved. Read returns "0".
EMAC master port priority in System Infrastructure. Same priority 0–7 selection as above.
2:0
EMACP
"101" = Priority 5 [default].
104
Device Configurations
Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Link(s):