Texas Instruments XIO2213B Evaluation Module / Reference Design XIO2213BEVM XIO2213BEVM 데이터 시트
제품 코드
XIO2213BEVM
SCPS210F – OCTOBER 2008 – REVISED MAY 2013
Contents
1
Introduction
......................................................................................................................
1.1
XIO2213B Features
.......................................................................................................
2
Overview
..........................................................................................................................
2.1
Related Documents
.......................................................................................................
2.2
Documents Conventions
.................................................................................................
2.3
Ordering Information
......................................................................................................
2.4
Terminal Assignments
....................................................................................................
2.5
Terminal Descriptions
.....................................................................................................
3
Feature/Protocol Descriptions
.............................................................................................
3.1
Power-Up/Power-Down Sequencing
....................................................................................
3.1.1
Power-Up Sequence
...........................................................................................
3.1.2
Power-Down Sequence
........................................................................................
3.2
XIO2213B Reset Features
...............................................................................................
3.3
PCI Express (PCIe) Interface
............................................................................................
3.3.1
External Reference Clock
.....................................................................................
3.3.2
Beacon and Wake
..............................................................................................
3.3.3
Initial Flow Control Credits
....................................................................................
3.3.4
PCIe Message Transactions
..................................................................................
3.4
PCI Interrupt Conversion to PCIe Messages
..........................................................................
3.5
Two-Wire Serial-Bus Interface
...........................................................................................
3.5.1
Serial-Bus Interface Implementation
.........................................................................
3.5.2
Serial-Bus Interface Protocol
..................................................................................
3.5.3
Serial-Bus EEPROM Application
.............................................................................
3.5.4
Accessing Serial-Bus Devices Through Softwaree
........................................................
3.6
Advanced Error Reporting Registers
...................................................................................
3.7
Data Error Forwarding Capability
.......................................................................................
3.8
General-Purpose I/O (GPIO) Interface
.................................................................................
3.9
Set Slot Power Limit Functionality
......................................................................................
3.10
PCIe and PCI Bus Power Management
................................................................................
3.11
1394b OHCI Controller Functionality
...................................................................................
3.11.1
1394b OHCI Power Management
............................................................................
3.11.2
1394b OHCI and V
AUX
........................................................................................
3.11.3
1394b OHCI and Reset Options
..............................................................................
3.11.4
1394b OHCI PCI Bus Master
.................................................................................
3.11.5
1394b OHCI Subsystem Identification
.......................................................................
3.11.6
1394b OHCI PME Support
....................................................................................
4
Classic PCI Configuration Space
.........................................................................................
4.1
Vendor ID Register
........................................................................................................
4.2
Device ID Register
........................................................................................................
4.3
Command Register
........................................................................................................
4.4
Status Register
............................................................................................................
4.5
Class Code and Revision ID Register
..................................................................................
4.6
Cache Line Size Register
................................................................................................
4.7
Primary Latency Timer Register
.........................................................................................
4.8
Header Type Register
....................................................................................................
4.9
BIST Register
..............................................................................................................
4.10
Device Control Base Address Register
.................................................................................
4.11
Scratchpad RAM Base Address
.........................................................................................
4.12
Primary Bus Number Register
...........................................................................................
4.13
Secondary Bus Number Register
.......................................................................................
4.14
Subordinate Bus Number Register
......................................................................................
2
Contents
Copyright © 2008–2013, Texas Instruments Incorporated