Freescale Semiconductor FRDM-FXS-MULTI 데이터 시트

Sensors

48

Freescale Semiconductor, Inc.

These registers contain the X-axis, Y-axis, and Z-axis 14-bit left-justified sample data expressed as 2's complement numbers.

The sample data output registers store the current sample data if the FIFO buffer function is disabled, but if the FIFO buffer 
function is enabled the sample data output registers then point to the head of the FIFO buffer which contains up to the previous 
32 X, Y, and Z data samples.

The data is read out in the following order: Xmsb, Xlsb, Ymsb, Ylsb, Zmsb, Zlsb for CTRL_REG1[f_read] = 0, and Xmsb, Ymsb, 
Zmsb for CTRL_REG1[f_read] = 1. If the device is operating in hybrid mode and M_CTRL_REG2[hyb_autoinc_mode] = 1, The 
data read out order is acceleration Xmsb, Xlsb, Ymsb, Ylsb, Zmsb, and Zlsb followed by magnetic data Xmsb, Xlsb, Ymsb, Ylsb, 
Zmsb, Zlsb. Similarly, for CTRL_REG1[f_read] = 1, only the MSB's of the acceleration and magnetic data are read out in the same 
axis order. 

If the CTRL_REG1[f_read] bit is set, auto-increment will skip over the LSB registers. This will shorten the data acquisition from 
six bytes to three bytes. If the LSB registers are directly addressed, the LSB information can still be read regardless of the 
CTRL_REG1[f_read] register setting.

If the FIFO data output register driver is enabled (F_SETUP[f_mode] > 0b00), register 0x01 points to the head of the FIFO buffer, 
while registers 0x02, 0x03, 0x04, 0x05, 0x06 return a value of zero when read directly.

The DR_STATUS registers, OUT_X_MSB, OUT_X_LSB, OUT_Y_MSB, OUT_Y_LSB, OUT_Z_MSB, and OUT_Z_LSB are 
located in the auto-incrementing address range of 0x00 to 0x06, allowing all of the acceleration data to be read in a single-burst 
read of six bytes starting at the OUT_X_MSB register. If the device is operating in hybrid mode and 
M_CTRL_REG2[hyb_autoinc_mode] = 1, the magnetometer data can also be read out in the same axis and endian order by 
executing a burst read of 12 bytes starting at register OUT_X_MSB.

 

 

 

xd[13:6]

xd[5:0]

—

—

yd[13:6]

yd[5:0]

—

—

zd[13:6]

zd[5:0]

—

—