Infineon 1024MB, 800MHz, DDR II, PC6400, CL6 HYS64T128000EU-2.5C2 사용자 설명서
제품 코드
HYS64T128000EU-2.5C2
HYS[64/72]T512020EU–[25F/2.5/3S]–A
Unbuffered DDR2 SDRAM Modules
Internet Data Sheet
Rev. 1.0, 2008-06
23
06112008-YHWK-B105
3.5
ODT AC Electrical Characteristics
This chapter describes the ODT AC electrical characteristics.
TABLE 15
ODT AC Characteristics and Operating Conditions for DDR2-667 , DDR2-800
Symbol
Parameter / Condition
Values
Unit
Note
Min.
Max.
t
AOND
ODT turn-on delay
2
2
n
CK
1)
1) New units, “
t
CK.AVG
” and “
n
CK
”, are introduced in DDR2-667 and DDR2-800 Unit “
t
CK.AVG
” represents the actual
t
CK.AVG
of the input clock
under operation. Unit “
n
CK
” represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and
DDR2-533, “
t
CK
” is used for both concepts. Example:
t
XP
= 2 [
n
CK
] means; if Power Down exit is registered at
T
m
, an Active command may
be registered at
T
m
+ 2, even if (
T
m
+ 2 -
T
m
) is 2 x
t
CK.AVG
+
t
ERR.2PER(Min)
.
t
AON
ODT turn-on
t
AC.MIN
t
AC.MAX
+ 0.7 ns
ns
2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when
the ODT resistance is fully on. Both are measured from
t
AOND
, which is interpreted differently per speed bin. For DDR2-667/800
t
AOND
is
2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
t
AONPD
ODT turn-on (Power-Down Modes)
t
AC.MIN
+ 2 ns
2
t
CK
+
t
AC.MAX
+ 1 ns
ns
t
AOFD
ODT turn-off delay
2.5
2.5
n
CK
t
AOF
ODT turn-off
t
AC.MIN
t
AC.MAX
+ 0.6 ns
ns
3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance.
Both are measured from
t
AOFD
, which is interpreted differently per speed bin. For DDR2-667/800, if
t
CK(avg)
= 3 ns is assumed,
t
AOFD
is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by
counting the actual input clock edges.
t
AOFPD
ODT turn-off (Power-Down Modes)
t
AC.MIN
+ 2 ns
2.5
t
CK
+ t
AC.MAX
+ 1 ns
ns
t
ANPD
ODT to Power Down Mode Entry Latency
3
—
n
CK
t
AXPD
ODT Power Down Exit Latency
8
—
n
CK