Texas Instruments 2-A Peak Sink/Source DDR Termination Regulator With VTTREF Buffered Reference TPS51206EVM-745 TPS51206EVM-745 Ficha De Dados
![Texas Instruments](https://files.manualsbrain.com/attachments/b46f99d826b2b0e0e5f558c5fb6483942eb9216b/common/fit/150/50/c15ea36eb1fb1cce99a3b94668675bfc78ce832d8d727d9a7bb51a125510/brand_logo.gif)
Códigos do produto
TPS51206EVM-745
EVM Assembly Drawing and PCB Layout
7.7
DDR3 (0.75VTT) Bode Plot
Test condition: 5 Vin, VLDOIN = VDDQ = 1.5 V, VTT = VTTREF = 0.75 V, I
VTT
= 2 A Source Current
Phase Margin: 58.7Deg, Gain Margin: 7.6dB, Crossover Frequency: 1MHz
Figure 24. DDR3 Bode plot
8
EVM Assembly Drawing and PCB Layout
through
show the design of the TPS51206EVM-745 printed-circuit board. The EVM
has been designed using a four-layer, 2-oz copper, printed-circuit board.
21
SLUU515
–
August 2011
Using the TPS51206EVM-745, 2-A Peak Sink/Source DDR Termination
Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and
Copyright
©
2011, Texas Instruments Incorporated
DDR4