Справочник Пользователя для AMD LX 800@0.9W
![AMD](https://files.manualsbrain.com/attachments/812c0ad06c29fa7e95b1abe2111a1edaa280e91d/common/fit/150/50/1bf990368109a76ea6bd2d8d055ff8d6014a81121adff709966c75a2bfec/brand_logo.png)
AMD Geode™ LX Processors Data Book
509
Video Input Port Register Descriptions
33234H
6.10.2.31 VIP Task A V Even Offset (VIP_TASK_A_V_EVEN_OFFSET)
VIP Memory Offset 80h
Type
VIP Memory Offset 80h
Type
R/W
Reset Value
00000000h
VIP_TASK_A_V_EVEN_OFFSET Register Map
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
TASK_A_V_EVEN_OFFSET
Program to 00000
VIP_TASK_A_V_EVEN_OFFSET Bit Descriptions
Bit
Name
Description
31:0
TASK_A_V_
EVEN_OFFSET
EVEN_OFFSET
Task A V Even Offset. This register determines the starting address of the V buffer for
the even field when in interlaced input mode and data is stored in planar format. This reg-
ister is not used when in non-interlaced input mode. The value in this register needs to be
32-byte aligned. (Bits [4:0] are required to be 00000.)
the even field when in interlaced input mode and data is stored in planar format. This reg-
ister is not used when in non-interlaced input mode. The value in this register needs to be
32-byte aligned. (Bits [4:0] are required to be 00000.)