Справочник Пользователя для AMD LX 800@0.9W

Скачать
Страница из 680
AMD Geode™ LX Processors Data Book
649
Instruction Set 
33234H
8.3.4.4
RDM - Leave Debug Management Mode
Operation
Description
The RDM instruction restores the state of the processor from the DMM header, and then jumps to the address indicated in
the NEXT_IP field of the DMM header. Below is the format of the DMM header.
Flags Affected
All bits of the EFlags register is restored from the DMM header.
Opcode
Instruction
Clocks
Description
0F 3A
RDM
36
Return from DMI
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
DR6
-4
DR7
-8
XDR6
-C
XDR7
-10
SS FLAGS
SS SELECTOR
-14
G
B
0
Av
0
1
DPL
1
0
E
W
A
INDEX
TI
RPL
CS FLAGS
CS SELECTOR
-18
G
D
0
Av
0
1
DPL
1
1
C
f
R
A
INDEX
TI
RPL
CS BASE
-1C
0
CS LIMIT
-20
CURRENT_IP
-24
NEXT_IP
-28
CR0
-2C
EFLAGS
-30
0
c
w
0
c
r
0
V
X
0
H
S
0
0
0
-34
TEMP6
-38
AC TEMP0
-3C
IF (CPL<>0 OR (DMM_INST_EN=0 AND SMM=0 AND DMM=0))
#UD;
ELSE
DR6 <= DMM_HEADR[DR6];
DR7 <= DMM_HEADER[DR7];
XDR6 <= DMM_HEADER[XDR6];
XDR7 <= DMM_HEADER[XDR7];
SS.FLAGS <= DMM_HEADER[SS.FLAGS];
SS.SELECTOR <= DMM_HEADER[SS.SELECTOR];
CPL <= DMM_HEADER[SS.DPL]
CS.FLAGS <= DMM_HEADER[CS.FLAGS];
CS.SELECTOR <= DMM_HEADER[CS.SELECTOR];
CS.BASE <= DMM_HEADER[CS.BASE];
CS.LIMIT <= DMM_HEADER[CS.LIMIT];
CR0 <= DMM_HEADER[CR0];
EFLAGS <= DMM_HEADER[EFLAGS];
DMM <= 0;
IF (DMM_HEADER[H])
HALT PROCESSOR;
ELSE
JUMP to CS at OFFSET of DMM_HEADER[NEXT_IP];