Справочник Пользователя для Epson S1C33L03
![Epson](https://files.manualsbrain.com/attachments/a47e008ef11c984ab8b71f0fc83873b5a963bd98/common/fit/150/50/31cec7b3b2e304c684d8acb1063f7a8423171db6df8832d86330b0432118/brand_logo.png)
8 ELECTRICAL CHARACTERISTICS
S1C33L03 PRODUCT PART
EPSON
A-85
A-1
A-8
Burst ROM read cycle
1) 3.3 V/5.0 V dual power source
(Unless otherwise specified: V
DDE
=5.0V
±
0.5V, V
DD
=2.7V to 3.6V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
Read address access time (2)
t
ACC2
t
CYC
(1+WC)-20
ns
Chip enable access time (2)
t
CEAC2
t
CYC
(1+WC)-20
ns
Read signal access time (2)
t
RDAC2
t
CYC
(0.5+WC)-20
ns
Burst address access time
t
ACCB
t
CYC
(1+WC)-20
ns
2) 3.3 V single power source
(Unless otherwise specified: V
DDE
=V
DD
=2.7V to 3.6V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
Read address access time (2)
t
ACC2
t
CYC
(1+WC)-25
ns
Chip enable access time (2)
t
CEAC2
t
CYC
(1+WC)-25
ns
Read signal access time (2)
t
RDAC2
t
CYC
(0.5+WC)-25
ns
Burst address access time
t
ACCB
t
CYC
(1+WC)-25
ns
3) 2.0 V single power source
(Unless otherwise specified: V
DDE
=V
DD
=2.0V
±
0.2V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
Read address access time (2)
t
ACC2
t
CYC
(1+WC)-60
ns
Chip enable access time (2)
t
CEAC2
t
CYC
(1+WC)-60
ns
Read signal access time (2)
t
RDAC2
t
CYC
(0.5+WC)-60
ns
Burst address access time
t
ACCB
t
CYC
(1+WC)-60
ns
External bus master and NMI
1) 3.3 V/5.0 V dual power source
(Unless otherwise specified: V
DDE
=5.0V
±
0.5V, V
DD
=2.7V to 3.6V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
#BUSREQ signal setup time
t
BRQS
15
ns
#BUSREQ signal hold time
t
BRQH
0
ns
#BUSACK signal output delay time
t
BAKD
10
ns
High-impedance
→
output delay time
t
Z2E
10
ns
Output
→
high-impedance delay time
t
B2Z
10
ns
#NMI pulse width
t
NMIW
30
ns
2) 3.3 V single power source
(Unless otherwise specified: V
DDE
=V
DD
=2.7V to 3.6V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
#BUSREQ signal setup time
t
BRQS
15
ns
#BUSREQ signal hold time
t
BRQH
0
ns
#BUSACK signal output delay time
t
BAKD
10
ns
High-impedance
→
output delay time
t
Z2E
10
ns
Output
→
high-impedance delay time
t
B2Z
10
ns
#NMI pulse width
t
NMIW
30
ns
3) 2.0 V single power source
(Unless otherwise specified: V
DDE
=V
DD
=2.0V
±
0.2V, V
SS
=0V, Ta=-40°C to +85°C)
Item
Symbol
Min.
Max.
Unit
∗
#BUSREQ signal setup time
t
BRQS
40
ns
#BUSREQ signal hold time
t
BRQH
0
ns
#BUSACK signal output delay time
t
BAKD
20
ns
High-impedance
→
output delay time
t
Z2E
20
ns
Output
→
high-impedance delay time
t
B2Z
20
ns
#NMI pulse width
t
NMIW
90
ns