Справочник Пользователя для National Instruments pci-6110e-6111e
Chapter 4
Signal Connections
4-24
©
National Instruments Corporation
As an input, the CONVERT* signal is configured in the edge-detection
mode. You can select any PFI pin as the source for CONVERT* and
configure the polarity selection for either rising or falling edge. The
selected edge of the CONVERT* signal initiates an A/D conversion.
mode. You can select any PFI pin as the source for CONVERT* and
configure the polarity selection for either rising or falling edge. The
selected edge of the CONVERT* signal initiates an A/D conversion.
As an output, the CONVERT* signal reflects the actual convert pulse
that is connected to the ADC. This is true even if the conversions are
being externally generated by another PFI. The output is an active low
pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at
startup.
that is connected to the ADC. This is true even if the conversions are
being externally generated by another PFI. The output is an active low
pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at
startup.
Figures 4-18 and 4-19 show the input and output timing requirements
for the CONVERT* signal.
for the CONVERT* signal.
Figure 4-18. CONVERT* Input Signal Timing
Figure 4-19. CONVERT* Output Signal Timing
The ADC switches to hold mode within 20 ns of the selected edge. This
hold-mode delay time is a function of temperature and does not vary
from one conversion to the next.
hold-mode delay time is a function of temperature and does not vary
from one conversion to the next.
Rising-edge
polarity
Falling-edge
polarity
t
w
t
w
= 10 ns minimum
t
w
t
w
= 50-100 ns
PCI_E.book Page 24 Thursday, June 25, 1998 12:55 PM