Инструкции для National Instruments pci-6110e-6111e

Содержание

• PCI-6110E/6111E User Manual

  1
• Support

  2
  • Internet Support

    2
  • Bulletin Board Support

    2
  • Fax-on-Demand Support

    2
  • Telephone Support (USA)

    2
  • International Offices

    2
  • Corporate Headquarters

    2
• Important Information

  3
  • Warranty

    3
  • Copyright

    3
  • Trademarks

    3
  • Medical Warning

    3
• Contents

  4
• About This Manual

  9
  • Organization of This Manual

    9
  • Conventions Used in This Manual

    10
  • National Instruments Documentation

    11
  • Related Documentation

    12
  • Customer Communication

    12
• Chapter 1 Introduction

  13
  • About the 611X E Boards

    13
  • What You Need to Get Started

    14
  • Software Programming Choices

    14
    • National Instruments Application Software

      14
    • NIDAQ Driver Software

      15
    • RegisterLevel Programming

      16
  • Optional Equipment

    17
  • Custom Cabling

    17
  • Unpacking

    18
• Chapter 2 Installation and Configuration

  19
  • Software Installation

    19
  • Hardware Installation

    19
  • Board Configuration

    20
• Chapter 3 Hardware Overview

  21
  • Analog Input

    22
    • Input Mode

      22
    • Input Polarity and Input Range

      23
      • Considerations for Selecting Input Ranges

        24
    • Input Coupling

      24
    • Dither

      24
  • Analog Output

    25
  • Analog Trigger

    26
  • Digital I/O

    30
  • Timing Signal Routing

    31
    • Programmable Function Inputs

      32
    • Board and RTSI Clocks

      32
    • RTSI Triggers

      33
• Chapter 4 Signal Connections

  34
  • I/O Connector

    34
    • I/O Connector Signal Descriptions

      36
  • Analog Input Signal Connections

    41
  • Types of Signal Sources

    42
    • Floating Signal Sources

      42
    • GroundReferenced Signal Sources

      42
  • Differential Measurements

    42
    • Differential Connection Considerations

      43
    • CommonMode Signal Rejection Considerations

      45
  • Analog Output Signal Connections

    46
  • Digital I/O Signal Connections

    46
  • Power Connections

    48
  • Timing Connections

    48
    • Programmable Function Input Connections

      49
    • DAQ Timing Connections

      50
    • Waveform Generation Timing Connections

      59
    • GeneralPurpose Timing Signal Connections

      62
  • Field Wiring Considerations

    68
• Chapter 5 Calibration

  70
  • Loading Calibration Constants

    70
  • SelfCalibration

    71
  • External Calibration

    71
• Appendix A Specifications

  73
  • PCI-6110E/6111E

    73
    • Analog Input

      73
    • PCI6110E/6111E Accuracy Information

      75
    • Analog Output

      77
    • Digital I/O

      78
    • Timing I/O

      79
    • Triggers

      80
    • RTSI

      81
    • Bus Interface

      81
    • Power Requirement

      81
    • Physical

      81
    • Environment

      81
• Appendix B Cable Connector Descriptions

  82
• Appendix C Common Questions

  84
  • General Information

    84
  • Installation and Configuration

    85
  • Analog Input and Output

    85
  • Timing and Digital I/O

    86
• Appendix D Customer Communication

  89
  • Technical Support Form

    91
  • PCI-6110E/6111E Hardware and Software Configuration Form

    92
    • National Instruments Products

      92
    • Other Products

      92
  • Documentation Comment Form

    93
• Glossary

  94
  • Symbols/Numbers

    94
  • A-B

    95
  • C-D

    96
  • E-F

    97
  • G-H

    98
  • I-M

    99
  • N-P

    100
  • R

    101
  • S-T

    102
  • U-V

    103
  • W

    104
• Index

  105
  • Numbers

    105
  • A

    105
  • B-D

    106
  • E-G

    107
  • H-M

    108
  • N-P

    109
  • Q-S

    110
  • T

    111
  • U-V

    112
  • W

    113
• Figures

  7
  • Figure 1-1. The Relationship between the Programming Environment, NI DAQ, and Your Hardware

    16
  • Figure 3-1. PCI-6110E Block Diagram

    21
  • Figure 3-2. PCI-6111E Block Diagram

    22
  • Figure 3-3. Effects of Dither on Signal Acquisition

    25
  • Figure 3-4. Analog Trigger Block Diagram for the PCI-6110E

    26
  • Figure 3-5. Analog Trigger Block Diagram for the PCI-6111E

    27
  • Figure 3-6. Below Low Level Analog Triggering Mode

    27
  • Figure 3-7. Above High Level Analog Triggering Mode

    28
  • Figure 3-8. Inside Region Analog Triggering Mode

    28
  • Figure 3-9. High Hysteresis Analog Triggering Mode

    29
  • Figure 3-10. Low Hysteresis Analog Triggering Mode

    29
  • Figure 3-11. CONVERT* Signal Routing

    31
  • Figure 3-12. RTSI Bus Signal Connection

    33
  • Figure 4-1. I/O Connector Pin Assignment for the 611X E Board

    35
  • Figure 4-2. 611X E Board PGIA

    41
  • Figure 4-3. Differential Input Connections for Ground Referenced Signals

    44
  • Figure 4-4. Differential Input Connections for Nonreferenced Signals

    45
  • Figure 4-5. Analog Output Connections

    46
  • Figure 4-6. Digital I/O Connections

    47
  • Figure 4-7. Timing I/O Connections

    49
  • Figure 4-8. Typical Posttriggered Acquisition

    50
  • Figure 4-9. Typical Pretriggered Acquisition

    51
  • Figure 4-10. SCANCLK Signal Timing

    51
  • Figure 4-11. EXTSTROBE* Signal Timing

    52
  • Figure 4-12. TRIG1 Input Signal Timing

    53
  • Figure 4-13. TRIG1 Output Signal Timing

    53
  • Figure 4-14. TRIG2 Input Signal Timing

    54
  • Figure 4-15. TRIG2 Output Signal Timing

    54
  • Figure 4-16. STARTSCAN Input Signal Timing

    55
  • Figure 4-17. STARTSCAN Output Signal Timing

    56
  • Figure 4-18. CONVERT* Input Signal Timing

    57
  • Figure 4-19. CONVERT* Output Signal Timing

    57
  • Figure 4-20. SISOURCE Signal Timing

    59
  • Figure 4-21. WFTRIG Input Signal Timing

    60
  • Figure 4-22. WFTRIG Output Signal Timing

    60
  • Figure 4-23. UPDATE* Input Signal Timing

    61
  • Figure 4-24. UPDATE* Output Signal Timing

    61
  • Figure 4-25. UISOURCE Signal Timing

    62
  • Figure 4-26. GPCTR0_SOURCE Signal Timing

    63
  • Figure 4-27. GPCTR0_GATE Signal Timing in Edge Detection Mode

    64
  • Figure 4-28. GPCTR0_OUT Signal Timing

    64
  • Figure 4-29. GPCTR1_SOURCE Signal Timing

    65
  • Figure 4-30. GPCTR1_GATE Signal Timing in Edge Detection Mode

    66
  • Figure 4-31. GPCTR1_OUT Signal Timing

    66
  • Figure 4-32. GPCTR Timing Summary

    67
  • Figure B-1. 68 Pin 611X E Series Connector Pin Assignments

    83
• Tables

  8
  • Table 3-1. Actual Range and Measurement Precision

    23
  • Table 4-1. Signal Descriptions for I/O Connector Pins

    36
  • Table 4-2. I/O Signal Summary for the 611X E

    39
  • Table 4-3. Signal Source Types

    43