Справочник Пользователя для Interphase Tech 4538

•  PWRUP_BOOT=0:

The PowerQUICC II boots locally (not through PCI)

•  PWRUP_DEBUG_EN=0:Disable debug mode

•  PWRUP_BYPASS_EN=0:Disable PLL bypass

 provides the PowerSpan Register initialization values stored in the Serial 

EEPROM. Refer to PowerSpan documentation, section EEPROM Loading for detailed 
mapping between EEPROM addresses and PowerSpan registers.

. 



[

/RQJ((3520ORDG



[&

3&,%XV0DVWHU(QDEOHDQG3&,PHPRU\6SDFH(QDEOH



[

3&,WDUJHW,PDJHSUHIHWFKLQGLFDWRUVDOO

±

[

3&,VXEV\VWHPGHYLFH,'

[±[$

[(

3&,VXEV\VWHPYHQGRU,'

[%

[

,QWHUUXSWSLQ,17$LVXVHGRQWKH3&,EXV

[&

[&

3&,%DVH$GGUHVVFRQILJXUDWLRQUHJLVWHUVHQDEOHGIRUWKH

3RZHU6SDQUHJLVWHUVDQGWDUJHW,PDJHDQGWZR3&,WRORFDO

ZLQGRZV7DUJHWLPDJHVDQGQRWHQDEOHG

['

[

3&,WDUJHW,PDJH 0%3&,WDUJHWLPDJH .%

[(

[

3&,WDUJHWLPDJHVDQGVL]HQRWGHILQHGQRWHQDEOHG

[)

[

3&,9LWDO3URGXFW'DWDGLVDEOHG

[

[

1R3&,/RFNRXW

[

[)

,QWHUUXSWSLQVGLUHFWLRQDOORXWSXWVH[FHSW±,17

[

[

3&,,ð2WDUJHWLPDJHGLVDEOHG

[±[)

[

5HVHUYHG

[±[

[

3&,GHYLFH,'

[±[

[(

3&,YHQGRU,'

[

[

3&,%DVH&ODVV&RGH1HWZRUN&RQWUROOHU

[

[

3&,6XE&ODVV&RGH2WKHU

[

[

3&,SURJUDPPLQJ,QWHUIDFH

[

[

5HYLVLRQUHJLVWHU

[±[

[

3%VODYHLPDJHGLVDEOHGORFDOWR3&,ZLQGRZ

[±[

[)

3%VODYHUHJLVWHULPDJHEDVHDGGUHVV [)