AMD SB750 用户手册

下载
页码 63
 
 
                                                                                                                                                                                                                                                                                                                                                             
 
 
 
 
35
This item allows you select the CPU Vcore Voltage xx% more than the standard value, by 
this function for the precise over-clocking for extra demanding of performance. 
NB Voltage 
This item allows you to select value of Voltage for North Bridge Chipset. 
IH Flow-Control Mode:   
Isochronous (ISOC) Flow Control Mode enable will make the HT Link communication have 
the complex ordering rules for Isochronous source to make sure it can get service from the 
system with deterministic worst-case latency. However, the latency time cost of ISOC flow 
control mode is an important consideration. Normal flow control mode will be a simpler 
solution for most system. 
HT Link Tristate: 
Disabled mode will make the link transmitter is driven but in and under fined state during the 
disconnect sequence. And the PHY (transmitter) is placed in LS0. LS0 state keeps all lanes 
active to maintain DLL and phase recovery lock. 
Enabled mode will make the link transmitter is placed into high impedance states during the 
disconnect sequence. And the PHY (transmitter) is placed in LS1, LS2 or LS3. LS1, LS2 and 
LS3 are each states that shut down parts of the PHY to save power.   
LS1 state: CLK running, CAD/CTL sending TxIdle. 
LS2 state: CLK/CAD/CTL sending TxIdle. 
LS3 state: CLK/CAD/CTL sending either HiZ or TxGndTrm. 
UnitID Clumping: 
Originally, a single UnitID only allow 32 outstanding nonposted transactions within the chain. 
If a device uses more than one UnitID to achieve greater concurrency, the transactions in 
different UnitIDs are not required to be ordered together. 
But if UnitID clumping enable on a chain, after/during UnitID assignment, software will 
check each node for the presence of a Clumping capability block, indicating full clumping 
support. Software will OR together the result of all the reads to create a combined Clumping 
“Mask”. If all the nodes on the chain have indicated Full support, the Clumping Support 
register of the host can also be read and Ored into the Clumping Mask. The Mask will then be 
written into the Clumping Enable register of all nodes on the chain. 
AOD Compatibility: 
Choose Enabled means only AMD over drive can adjust voltage 
Choose Disabled means only BIOS can adjust voltage   
Note! 
    The warning logo as follows shall appear . If you set certain parameters in three 
cases of Power User Overclock Settings item and press F10  to save the 
parameters. 
              1:
Setting the voltage at CPU directly over 1.500v in the CPU Voltage at Next 
Boot Item . 
              2:
 Indirectly setting the voltage of CPU over 1.500v by adding certain 
percentage of voltage over the previous voltage set in the CPU Voltage at 
Next Boot Item. 
              3:
 When the voltage of Memory is set over 2.4v.