Nxp Semiconductors UM10237 用户手册

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx 
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x 
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx 
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

UM10

237_

2

©

 NXP

 B.V

. 2008.

 Al
l r

ig

h

ts

 r

e

s

e

rv

ed.

[1]

Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

U1ACR

Autobaud 
Control 
Register

Reserved [31:10]

ABTO 

IntClr

ABEO 

IntClr

R/W

0x00

0xE001 0020

Reserved [7:3]

Auto 

Reset

Mode

Start

U1FDR

Fractional 
Divider 
Register

Reserved [31:8]

R/W

0x10

0xE001 0028

Mulval

DivAddVal

U1TER

Transmit 
Enable 
Register

TXEN

Reserved

R/W

0x80

0xE001 0030