Renesas Stereo System SH7709S 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev. 5.00, 09/03, page 204 of 760
9.2
Overview of CPG
9.2.1
CPG Block Diagram
A block diagram of the on-chip clock pulse generator is shown in figure 9.1.
CAP1
CKIO
Cycle = Bcyc
CAP2
XTAL
EXTAL
MD2
MD1
MD0
FRQCR
Internal bus
Bus interface
STBCR
PLL circuit 1
(
×
1, 2, 3, 4,
6)
Divider 1
Internal
clock (I
clock (I
φ
)
Cycle = Icyc
Peripheral
clock (P
clock (P
φ
)
Cycle = Pcyc
Standby
control
control
Divider 2
Clock pulse generator
PLL circuit 2
(
×
1, 4)
Crystal
oscillator
CPG control unit
Clock frequency
control circuit
Standby control
circuit
×
1
×
1/2
×
1/3
×
1/4
×
1/6
×
1
×
1/2
×
1/3
×
1/4
×
1/6
Legend
FRQCR: Frequency control register STBCR: Standby control register
Figure 9.1 Block Diagram of Clock Pulse Generator