Atmel ARM-Based Evaluation Kit AT91SAM9N12-EK AT91SAM9N12-EK Data Sheet

293

SAM9N12/SAM9CN11/SAM9CN12 [DATASHEET]

11063K–ATARM–05-Nov-13

The Bus Matrix implements a multi-layer AHB, based on the AHB-Lite protocol, that enables parallel access paths
between multiple AHB masters and slaves in a system, thus increasing the overall bandwidth. The Bus Matrix
interconnects up to 16 AHB masters to

 

up to 16 AHB slaves. The normal latency to connect a master to a slave is one

cycle except for the default master of the accessed slave which is connected directly (zero cycle latency). 

The Bus Matrix user interface is compliant with ARM Advanced Peripheral Bus and provides a Chip Configuration User
Interface with Registers that allow the Bus Matrix to support application specific features.



6-layer Matrix, handling requests from 6 masters



Programmable Arbitration strategy



Fixed-priority Arbitration



Round-Robin Arbitration, either with no default master, last accessed default master or fixed default master



Burst Management 



Breaking with Slot Cycle Limit Support



Undefined Burst Length Support



One Address Decoder provided per Master



Three different slaves may be assigned to each decoded memory area: one for internal ROM boot, one after 
remap



Boot Mode Select



Non-volatile Boot Memory can be internal ROM or external memory on EBI_NCS0



Remap Command



Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory (ROM or External Flash)



Allows Handling of Dynamic Exception Vectors