Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK Data Sheet

 157

SAM9M10 [DATASHEET]

6355F–ATARM–12-Mar-13

– Programmable Data Float Time

• Slow Clock mode supported

• Supports DDR/LPDDR, SDR-SDRAM and LPSDR

• Numerous Configurations Supported

– 2K, 4K, 8K, 16K Row Address Memory Parts

– SDRAM with Four Internal Banks

– SDR-SDRAM with 16- or 32- bit Data Path

– DDR2/LPDDR with 16- bit Data Path

– One Chip Select for SDRAM Device (256 Mbyte Address Space)

• Programming Facilities

– Multibank Ping-pong Access (Up to 4 Banks Opened at Same Time = Reduces Average Latency of 

Transactions)

– Timing Parameters Specified by Software

– Automatic Refresh Operation, Refresh Rate is Programmable

– Automatic Update of DS, TCR and PASR Parameters (LPSDR)

• Energy-saving Capabilities

– Self-refresh, Power-down and Deep Power Modes Supported

• SDRAM Power-up Initialization by Software

• CAS Latency of 2, 3 Supported

• Auto Precharge Command Not Used

• SDR-SDRAM with 16-bit Datapath and Eight Columns Not Supported

– Clock Frequency Change in Precharge Power-down Mode Not Supported

• Tracking the accesses to a NAND Flash device by triggering on the corresponding chip select

• Single bit error correction and 2-bit Random detection.

• Automatic Hamming Code Calculation while writing

– ECC value available in a register

• Automatic Hamming Code Calculation while reading

– Error Report, including error flag, correctable error flag and word address being detected erroneous 

– Support 8- or 16-bit NAND Flash devices with 512-, 1024-, 2048- or 4096-bytes pages