Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK Data Sheet

 208

SAM9M10 [DATASHEET]

6355F–ATARM–12-Mar-13

There may be a latency between the assertion of the read/write controlling signal and the assertion of the NWAIT
signal by the device. The programmed pulse length of the read/write controlling signal must be at least equal to this
latency plus the 2 cycles of resynchronization + 1 cycle. Otherwise, the SMC may enter the hold state of the
access without detecting the NWAIT signal assertion. This is true in frozen mode as well as in ready mode. This is
illustrated on 

When EXNW_MODE is enabled (ready or frozen), the user must program a pulse length of the read and write con-
trolling signal of at least:

minimal pulse length = NWAIT latency + 2 resynchronization cycles + 1 cycle

NWAIT Latency

EXNW_MODE = 10 or 11
READ_MODE = 1 (NRD_controlled)

NRD_PULSE = 5 

A

[25:2]

MCK

NRD

4

3

2

1

0

0

0

Read cycle

minimal pulse length

NWAIT latency

NWAIT

intenally synchronized

NWAIT signal

WAIT STATE

2 cycle resynchronization

NBS0, NBS1,
NBS2, NBS3,
A0,A1