Texas Instruments AM18x eXperimenter's Kit TMDSEXP1808L TMDSEXP1808L Datenbogen
Produktcode
TMDSEXP1808L
DDR2/mDDR Memory Controller
DDR_D[7]
DDR2/mDDR
DDR_DQM[0]
ODT
DQ0
DQ7
DDR_D[8]
DDR_D[15]
DQ8
DQ15
LDM
LDQS
LDQS
DDR_DQM[1]
DDR_DQS[1]
UDM
UDQS
UDQS
DDR_BA[0]
DDR_BA[2]
BA0
BA2
DDR_A[0]
DDR_A[13]
A0
DDR_CS
DDR_CAS
CS
CAS
DDR_RAS
DDR_WE
RAS
WE
DDR_CKE
CKE
DDR_CLKP
DDR_CLKN
CK
CK
DDR_DQGATE0
DDR_DQGATE1
DDR_ZP
DDR_VREF
1 K Ω 1%
DDR_DVDD18
VREF
1 K Ω 1%
0.1 μF
0.1 μF
0.1 F
μ
(2)
0.1 F
μ
(2)
50
5
Ω
Ω
%
T
Terminator, if desired. See terminator comments.
DQ7
A13
0.1 μF
0.1 μF
T
Terminator, if desired. See terminator comments.
DDR_D[0]
NC
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
VREF
(3)
T
Terminator, if desired. See terminator comments.
0.1 F
μ
(2)
DDR_DQS[0]
NC
(1)
SPRS653E – FEBRUARY 2010 – REVISED MARCH 2014
(1)
See
for DQGATE routing specifications.
(2)
For DDR2, one of these capacitors can be eliminated if the divider and its capacitors are placed near a device VREF pin. For mDDR,
these capacitors can be eliminated completely.
these capacitors can be eliminated completely.
(3)
VREF applies in the case of DDR2 memories. For mDDR, the DDR_VREF pin still needs to be connected to the divider circuit.
Figure 6-16. DDR2/mDDR Single-Memory High Level Schematic
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
111
Product Folder Links: