Intel E7-8891 v2 CM8063601377422 User Manual

Product codes
CM8063601377422
Page of 504
Reliability, Availability, Serviceability, and Manageability
58
Intel
®
 Xeon
® 
Processor E7-2800/4800/8800 v2 Product Family
Datasheet Volume Two: Functional Description, February 2014
7.5.2.1.3
Fatal Errors (Severity 2 Error)
Fatal errors are uncorrectable error conditions which render the IO module hardware 
unreliable. For fatal error, inband reporting to the CPU is still possible. A reset may be 
required to return to reliable operation. 
7.5.2.2
Inband Error Reporting
Inband error reporting signals the system of a detected error via inband cycles. 
7.5.2.2.1
IIO Viral
Viral containment is now supported in the IIO. The logic implemented in the IIO is part 
of a global viral mechanism. 
7.5.2.2.2
Error Counters
This feature allows the system management controller to monitor the component’s 
health by periodically reporting the correctable error count. 
Note:
At the high bit rate of Gen. 3 PCIe, a higher bit error rate (BER) is possible due to the 
thermal fluctuations caused by ASPM. To deal with this issue, it is necessary to monitor 
bit errors per unit time (CRC errors during a sliding window). If the number of errors 
per unit time exceeds a programmable threshold, the link will need to be placed in 
Recovery to recalibrate the equalization. See the PCI Express 3.0 specification for more 
details.
7.5.3
PCI Express RAS
PCI Express Base Specification, Revision 3.0 defines a standard set of error reporting 
mechanisms and the IO module supports them all including the error poisoning and 
Advanced Error Reporting. Any exceptions are called out where appropriate. 
7.5.3.1
PCI Express Link CRC and Retry
PCIe supports link CRC and link level retry for CRC error.  Refer to PCIe Base 
specification 3.0 for the details.
7.5.3.2
Link Retraining and Recovery
PCIe interface provides a mechanism to recover from a failed link. PCIe link is capable 
of operating in different link width. The IO module will support PCIe port operation in 
x16, x8, x4, x2, and x1. In case of a persistent link failure, the PCIe link can fall back to 
a smaller link width in attempt to recover from the error. This mechanism enables 
continuation of system operation in case of PCIe link failures. Refer to PCIe Base 
specification 3.0 for further details.
7.5.3.3
PCI Express Error Reporting Mechanism
The IO module supports the standard and advanced PCIe error reporting for its PCIe 
ports. Since the IO module belongs to root complex, its PCIe ports are implemented 
as root ports. Refer to PCIe Base specification 3.0 for the details of PCIe error 
reporting. The following sections highlight the important aspects of PCIe error 
reporting mechanism.
downloadlike
ArtboardArtboardArtboard
Report Bug