Microchip Technology MA330018 Data Sheet
© 2007-2012 Microchip Technology Inc.
DS70291G-page 439
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04
APPENDIX A: REVISION HISTORY
Revision A (August 2007)
Initial release of this document.
Revision B (March 2008)
This revision includes minor typographical and
formatting changes throughout the data sheet text. In
addition, redundant information was removed that is
now available in the respective chapters of the
“dsPIC33F/PIC24H Family Reference Manual”, which
can be obtained from the Microchip web site
(
formatting changes throughout the data sheet text. In
addition, redundant information was removed that is
now available in the respective chapters of the
“dsPIC33F/PIC24H Family Reference Manual”, which
can be obtained from the Microchip web site
(
www.microchip.com
).
The major changes are referenced by their respective
section in the following table.
section in the following table.
TABLE A-1:
MAJOR SECTION UPDATES
Section Name
Update Description
“High-Performance, 16-bit Digital Signal
Controllers”
Controllers”
Note 1 added to all pin diagrams (see “Pin Diagrams”)
Add External Interrupts column and Note 4 to the
“dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and
dsPIC33FJ128MCX02/X04 Controller Families” table
“dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and
dsPIC33FJ128MCX02/X04 Controller Families” table
Section 1.0 “Device Overview”
Updated parameters PMA0, PMA1 and PMD0 through PMPD7
(Table 1-1)
(Table 1-1)
Section 3.0 “Memory Organization”
Updated FAEN bits in Table 4-8
Section 6.0 “Interrupt Controller”
IFS0-IFSO4 changed to IFS
X
(see Section 6.3.2 “IFSx”)
IEC0-IEC4 changed to IEC
X
(see Section 6.3.3 “IECx”)
IPC0-IPC19 changed to IPCx (see Section 6.3.4 “IPCx”)
Section 7.0 “Direct Memory Access (DMA)”
Updated parameter PMP (see Table 8-1)
Section 8.0 “Oscillator Configuration”
Updated the third clock source item (External Clock) in
Section 8.1.1 “System Clock Sources”
Section 8.1.1 “System Clock Sources”
Updated TUN<5:0> (OSCTUN<5:0>) bit description (see
Register 8-4)
Register 8-4)
Section 21.0 “10-bit/12-bit Analog-to-Digital
Converter (ADC1)”
Converter (ADC1)”
Added Note 2 to Figure 21-3
Section 27.0 “Special Features”
Added Note 2 to Figure 27-1
Added parameter FICD in Table 27-1
Added parameters BKBUG, COE, JTAGEN and ICS in Table 27-2
Added Note after second paragraph in Section 27.2 “On-Chip
Voltage Regulator”
Voltage Regulator”