Motorola MPC8260 User Manual
MOTOROLA
Chapter 10. Memory Controller
10-41
Part III. The Hardware Interface
10.4.6.5 Last Data In to PrechargeÑWrite Recovery
This parameter, controlled by P/LSDMR[WRC], deÞnes the earliest timing for
PRECHARGE
command after the last data was written to the SDRAM.
Figure 10-24. WRC = 2 (2 Clock Cycles)
10.4.6.6 Refresh Recovery Interval (RFRC)
This parameter, controlled by P/LSDMR[RFRC], deÞnes the earliest timing for an
ACTIVATE
command after a
REFRESH
command.
Figure 10-25. RFRC = 4 (6 Clock Cycles)
10.4.6.7 External Address Multiplexing Signal
In 60x-compatible mode, external address multiplexing is placed on the address lines. If the
additional delay of multiplexing is endangers the device setup time, P/LSDMR[EAMUX]
additional delay of multiplexing is endangers the device setup time, P/LSDMR[EAMUX]
CLK
ALE
CS
SDRAS
SDCAS
MA[0Ð11]
Row
Column
WE
Data
D0
D1
D2
D3
Activate
WRITE
Last data in
Deactivate
WRC = 2
DQM
CLK
ALE
CS
SDRAS
SDCAS
MA[0Ð11]
WE
DQM
A8 = 1
RFRC = 4 (6 clocks)
RAx
PRETOACT = 3
Precharge
if needed
if needed
Auto refresh
Activate command
Bank A