Nxp Semiconductors UM10310 Manuel D’Utilisation

UM10310_1

© NXP B.V. 2008. All rights reserved.

 

 

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer 
overflow occurs. The same device pins that are used for the T0 and T1 count inputs and 
PWM outputs are also used for the timer toggle outputs. This function is enabled by 
control bits ENT0 and ENT1 in the AUXR1 register, and apply to Timer 0 and Timer 1 
respectively. The port outputs will be a logic 1 prior to the first timer overflow when this 
mode is turned on. In order for this mode to function, the C/T bit must be cleared selecting 
PCLK as the clock source for the timer.

The P89LPC9321 has a simple Real-time Clock/System Timer that allows a user to 
continue running an accurate timer while the rest of the device is powered down. The 
Real-time Clock can be an interrupt or a wake-up source (see