Freescale Semiconductor MPC5200B ユーザーズマニュアル

ページ / 762
PSC Operation Modes
MPC5200B Users Guide, Rev. 1
Freescale Semiconductor
15-49
15.3.2
PSC in Codec Mode
After reset all PSCs are in UART mode. PSC1,2,3 and 6 can be put to one of the Codec modes by writing the appropriate value to the 
register. The other values should be initialized at the same time. During Codec mode the PSC can connect to Codec interfaces with 8, 16, 24 
or 32 bit data. For all these modes the PSC can be programmed to behave as a “normal soft modem” interface, SPI, ESAI or I2S interface. 
The PSC Codec supports for all these modes the master mode (PSC drive the BitClk and FrameSync signal) or slave mode (PSC receive the 
BitClk and FrameSync signals) functionality. Independently from the mode (master or slave) the PSC can provide an Mclk (master clock) for 
an external Codec device. This behavior eliminates the need for an external crystal for the external Codec device. 
 shows a 
simplified block Diagram for the PSC Codec mode. The 
 shows only the PSC signal names for the “normal” 
Codec mode. 
 shows the signal assignment for all PSC Code modes.
The important register to configure the PSC for Codec mode are:
 register - select the Codec mode
for master mode:
— cdm_pscX_bitclk_config - select Mclk frequency, see 
— cdm_clock_enable_register- enable Mclk, see 
- select BitClk and FrameSync Frequency
 - select FrameSync width
TFALARM
 - select the FIFO “Alarm” level 
 register - enable or disable receiver and transmitter
Port_config - select the right Pin-Muxing
Table 15-76. General Configuration Sequence for UART mode
Register
Value
Setting
0x0A
Disable the Tx and Rx part for configuration if the PSC was enabled by the work 
before.
0xdd00
select the clock source
0x00000000
or
0x08000000
Select the UART mode
0xXX
Select Error Mode, Parity Mode and the Parity Type
0xXX
Select Channel Mode, Port Control and Stop-Bit Length
0x00
set the Baud rate to 9600 with IPB clock frequency 66 MHz
0xD7
0x0XXX
Choose Rx FIFO “almost full” threshold level.
TFALARM
0x0XXX
Choose Tx FIFO “almost empty” threshold level.
0xXXXX
select the desired interrupt
Port_Config
0x00000005
Select the Pin-Muxing for UART mode for PSC1, see 
0x05
Enable Tx and Rx
Table 15-77. Signal Definition for all Codec Modes
Mode
Signal name
“normal” Codec
ESAI
TXD
RXD
CLK
FrameSync
I2S
SDATA_out
SDATA_in
SCK
LRCK
SPI Master
MOSI
MISO
SCK
SS
SPI Slave
MISO
MOSI
SCK
SS