Texas Instruments CC2650DK 사용자 설명서
3.2
Functional Description
....................................................................................................
3.2.1
SysTick
............................................................................................................
3.2.2
NVIC
...............................................................................................................
3.2.3
System Control Block (SCB)
...................................................................................
3.2.4
Instrumentation Trace Macrocell Unit (ITM)
..................................................................
3.2.5
Flash Patch and Breakpoint Unit (FPB)
......................................................................
3.2.6
Trace Port Interface Unit (TPIU)
...............................................................................
3.2.7
Data Watchpoint and Trace Unit (DWT)
......................................................................
4
Interrupts and Events
........................................................................................................
4.1
Exception Model
..........................................................................................................
4.1.1
Exception States
.................................................................................................
4.1.2
Exception Types
.................................................................................................
4.1.3
Exception Handlers
..............................................................................................
4.1.4
Vector Table
......................................................................................................
4.1.5
Exception Priorities
..............................................................................................
4.1.6
Interrupt Priority Grouping
......................................................................................
4.1.7
Exception Entry and Return
....................................................................................
4.2
Fault Handling
.............................................................................................................
4.2.1
Fault Types
.......................................................................................................
4.2.2
Fault Escalation and Hard Faults
..............................................................................
4.2.3
Fault Status Registers and Fault Address Registers
........................................................
4.2.4
Lockup
.............................................................................................................
4.3
Event Fabric
...............................................................................................................
4.3.1
Introduction
.......................................................................................................
4.3.2
Event Fabric Overview
..........................................................................................
4.4
AON Event Fabric
........................................................................................................
4.4.1
Common Input Event List
.......................................................................................
4.4.2
Event Subscribers
...............................................................................................
4.5
MCU Event Fabric
........................................................................................................
4.5.1
Common Input Event List
.......................................................................................
4.5.2
Event Subscribers
...............................................................................................
4.6
Interrupts and Events Registers
........................................................................................
4.6.1
AON_EVENT Registers
.........................................................................................
4.6.2
EVENT Registers
................................................................................................
5
JTAG Interface
.................................................................................................................
5.1
Top Level Debug System
................................................................................................
5.2
cJTAG
......................................................................................................................
5.2.1
JTAG Commands
................................................................................................
5.2.2
Programming Sequences
.......................................................................................
5.3
ICEPick™
..................................................................................................................
5.3.1
Secondary TAPs
.................................................................................................
5.3.2
ICEPick™ Registers
.............................................................................................
5.3.3
ROUTER Scan Chain
...........................................................................................
5.3.4
TAP Routing Registers
.........................................................................................
5.4
ICEMelter™
................................................................................................................
5.5
Serial Wire Viewer (SWV)
...............................................................................................
5.6
Halt In Boot (HIB)
.........................................................................................................
5.7
Debug and Shutdown
....................................................................................................
5.8
Debug Features Supported Through WUC TAP
.....................................................................
5.9
Profiler Register
...........................................................................................................
6
Power, Reset, and Clock Management
.................................................................................
6.1
Introduction
................................................................................................................
6.1.1
System CPU Mode
..............................................................................................
3
SWCU117A – February 2015 – Revised March 2015
Contents
Copyright © 2015, Texas Instruments Incorporated