Freescale Semiconductor MSC8156 Evaluation Module MSC8156EVM MSC8156EVM Guia De Informação

Códigos do produto
MSC8156EVM
Página de 18
MSC8156 Product Brief, Rev. 3
 
 
Features
Freescale Semiconductor
4
1.2
Critical Performance Metrics
Offered with a core frequency of 1 GHz, supports:
— Eight 16 
× 16 or 8 × 8 multipliers, enabling up to 48000 MMACS at 1 GHz with six SC3850 
cores. A multiply-accumulate operation includes a multiply-add instruction with the associated 
data move and pointer update. This is double MMACS versus the pervious generation SC3400 
DSP core.
— The six cores deliver a performance equivalent to a single core running at 6 GHz. 
The MAPLE-B contains a highly flexible and programmable Turbo and Viterbi decoder supporting 
various configurable decoding parameters (for example, polynomials and rate). It can perform up 
to 200 Mbps of Turbo decoding (6 iterations) or up to 115 Mbps of K = 9 (zero tail) Viterbi 
decoding, while supporting various standards such as: 3GPP-R6, 3GPP2, WiMAX and 3G-LTE.
The MAPLE-B also supports:
— FFT/iFFT for sizes 128, 256, 512, 1024, or 2048 points at up to 350 Million samples per second
— DFT/iDFT for sizes up to 1536 points at up to 175 Million samples per second (for 1200 points)
Dual RISC core QUICC Engine subsystem operating at up to 500 MHz provides parallel packet 
processing independent of the DSP cores, allowing the cores to process data while the RISC 
engines manage the data flow and packetization.
Power supplies:
— Core power: 1 V nominal
— I/O power: 1.0 V, 1.5 V, 1.8 V and 2.5 V nominal
Flip Chip-Plastic Ball Grid Array (FC-PBGA), 783-ball, 1 mm pitch, 29 mm 
× 29 mm
1.3
Device Level Features
This multicore DSP delivers a high level of performance and integration, combining six 
fully-programmable StarCore DSP cores, each running at up to 1 GHz with an architecture highly 
optimized for wireless applications. The MAPLE-B supports hardware acceleration for Turbo and Viterbi 
channel decoding and for DFT/iDFT and FFT/iFFT algorithms. An internal RISC-based QUICC Engine™ 
subsystem supports multiple networking protocols to guarantee reliable data transport over packet 
networks while significantly off loading such processing from the DSP cores. The MSC8156 embeds large 
internal memory and supports a variety of advanced interface types, including two RapidIO interfaces, two 
gigabit Ethernet interfaces for network communications, a PCI-Express controller, two DDR controllers 
for high-speed, industry-standard memory interface and a multi-channel TDM interfaces. The highly 
flexible, fully-programmable and powerful MSC8156 broadband wireless access DSP offers tremendous 
processing power while maintaining a competitive price and power.