Manuais de utilizador para STMicroelectronics M24C64-WBN6P Memory IC

índice analítico

• 1 Description

  6
  • Figure 1. Logic diagram

    6
  • Table 1. Signal names

    6
  • Figure 2. 8-pin package connections, top view

    6
  • Figure 3. 5-bump WLCSP connections (top view)

    7
  • Figure 4. 8-bump thin WLCSP connections (top view)

    7
• 2 Signal description

  8
  • 2.1 Serial Clock (SCL)

    8
  • 2.2 Serial Data (SDA)

    8
  • 2.3 Chip Enable (E2, E1, E0)

    8
    • Figure 5. Device select code

      8
  • 2.4 Write Control (WC)

    8
  • 2.5 VSS (ground)

    9
  • 2.6 Supply voltage (VCC)

    9
    • 2.6.1 Operating supply voltage (VCC)

      9
    • 2.6.2 Power-up conditions

      9
    • 2.6.3 Device reset

      9
    • 2.6.4 Power-down conditions

      9
• 3 Memory organization

  10
  • Figure 6. Block diagram

    10
• 4 Device operation

  11
  • Figure 7. I2C bus protocol

    11
  • 4.1 Start condition

    12
  • 4.2 Stop condition

    12
  • 4.3 Data input

    12
  • 4.4 Acknowledge bit (ACK)

    12
  • 4.5 Device addressing

    13
    • Table 2. Device select code

      13
• 5 Instructions

  14
  • 5.1 Write operations

    14
    • Table 3. Most significant address byte

      14
    • Table 4. Least significant address byte

      14
    • 5.1.1 Byte Write

      15
      • Figure 8. Write mode sequences with WC = 0 (data write enabled)

        15
    • 5.1.2 Page Write

      16
      • Figure 9. Write mode sequences with WC = 1 (data write inhibited)

        16
    • 5.1.3 Write Identification Page (M24C64-D only)

      17
    • 5.1.4 Lock Identification Page (M24C64-D only)

      17
    • 5.1.5 ECC (Error Correction Code) and Write cycling

      17
    • 5.1.6 Minimizing Write delays by polling on ACK

      18
      • Figure 10. Write cycle polling flowchart using ACK

        18
  • 5.2 Read operations

    19
    • Figure 11. Read mode sequences

      19
    • 5.2.1 Random Address Read

      20
    • 5.2.2 Current Address Read

      20
    • 5.2.3 Sequential Read

      20
  • 5.3 Read Identification Page (M24C64-D only)

    20
  • 5.4 Read the lock status (M24C64-D only)

    21
• 6 Initial delivery state

  21
• 7 Maximum rating

  22
  • Table 5. Absolute maximum ratings

    22
• 8 DC and AC parameters

  23
  • Table 6. Operating conditions (voltage range W)

    23
  • Table 7. Operating conditions (voltage range R)

    23
  • Table 8. Operating conditions (voltage range F)

    23
  • Table 9. AC measurement conditions

    24
  • Figure 12. AC measurement I/O waveform

    24
  • Table 10. Input parameters

    24
  • Table 11. Cycling performance by groups of four bytes

    25
  • Table 12. Memory cell data retention

    25
  • Table 13. DC characteristics (M24C64-W, device grade 6)

    26
  • Table 14. DC characteristics (M24C64-R, device grade 6)

    27
  • Table 15. DC characteristics (M24C64-F, M24C64-DF, device grade 6)

    28
  • Table 16. 400 kHz AC characteristics

    29
  • Table 17. 1 MHz AC characteristics

    30
  • Figure 13. Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C bus at maximum frequency fC = 400 kHz

    31
  • Figure 14. Maximum Rbus value versus bus parasitic capacitance Cbus) for an I2C bus at maximum frequency fC = 1MHz

    31
  • Figure 15. AC waveforms

    32
• 9 Package mechanical data

  33
  • Figure 16. TSSOP8 – 8-lead thin shrink small outline, package outline

    33
  • Table 18. TSSOP8 – 8-lead thin shrink small outline, package mechanical data

    33
  • Figure 17. SO8N – 8-lead plastic small outline, 150 mils body width, package outline

    34
  • Table 19. SO8N – 8-lead plastic small outline, 150 mils body width, package data

    34
  • Figure 18. PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package outline

    35
  • Table 20. PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data

    35
  • Figure 19. UFDFPN8 (MLP8) – package outline (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)

    36
  • Table 21. UFDFPN8 (MLP8) – package dimensions (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)

    36
  • Figure 20. WLCSP 5-bump wafer-length chip-scale package outline (M24C64-FCS6TP/K)

    37
  • Table 22. WLCSP 5-bump wafer-length chip-scale package mechanical data (M24C64-FCS6TP/K)

    37
  • Figure 21. Thin WLCSP 8-bump wafer-length chip-scale package outline (M24C64-DFCT6TP/K)

    38
  • Table 23. Thin WLCSP 8-bump wafer-length chip-scale package mechanical data (M24C64-DFCT6TP/K)

    38
• 10 Part numbering

  39
  • Table 24. Ordering information scheme

    39
• 11 Revision history

  40
  • Table 25. Document revision history

    40