Manualsbrain.com
zh
English
Deutsch
Español
Français
Italiano
Português
Русский
조선말, 한국어
日本語
份说明书
个品牌
Intel
D425
用户手册
Intel D425 AU80610006252AA 用户手册
产品代码
AU80610006252AA
下载
喜欢
全屏
标准
页码
共
153
前往
Datasheet
3
Contents
1
Processor Configuration Registers ........................................................................ 8
1.1
Register Terminology .............................................................................. 8
1.2
System Address Map ............................................................................ 10
1.2.1
Legacy Address Range ............................................................. 12
1.2.2
Main Memory Address Range (1 MB - TOLUD) ............................. 15
1.2.3
PCI* Memory Address Range (TOLUD - 4 GB) .............................. 18
1.2.4
Main Memory Address Space (4 GB to TOUUD) ............................ 20
1.2.5
PCI Express Configuration Address Space ................................... 21
1.2.6
Graphics Memory Address Ranges ............................................. 22
1.2.7
System Management Mode (SMM) ............................................. 22
1.2.8
Memory Shadowing ................................................................. 25
1.2.9
I/O Address Space................................................................... 25
1.2.10
Memory Controller Decode Rules and Cross-Bridge Address Mapping26
1.3
Processor Register Introduction .............................................................. 26
1.4
I/O Mapped Registers ........................................................................... 27
1.5
PCI Device 0 ........................................................................................ 28
1.5.1
VID - Vendor Identification ....................................................... 30
1.5.2
DID - Device Identification ........................................................ 31
1.5.3
PCICMD - PCI Command .......................................................... 31
1.5.4
PCISTS - PCI Status ................................................................ 33
1.5.5
RID - Revision Identification ..................................................... 35
1.5.6
CC - Class Code ...................................................................... 35
1.5.7
MLT - Master Latency Timer ...................................................... 36
1.5.8
HDR - Header Type .................................................................. 36
1.5.9
SVID - Subsystem Vendor Identification ..................................... 36
1.5.10
SID - Subsystem Identification .................................................. 37
1.5.11
CAPPTR - Capabilities Pointer .................................................... 37
1.5.12
PXPEPBAR - PCI Express Egress Port Base Address ....................... 37
1.5.13
MCHBAR - GMCH Memory Mapped Register Range Base ................ 38
1.5.14
GGC - GMCH Graphics Control Register ...................................... 39
1.5.15
DEVEN - Device Enable ............................................................ 41
1.5.16
PCIEXBAR - PCI Express Register Range Base Address .................. 42
1.5.17
DMIBAR - Root Complex Register Range Base Address .................. 44
1.5.18
PAM0 - Programmable Attribute Map 0 ....................................... 44
1.5.19
PAM1 - Programmable Attribute Map 1 ....................................... 46
1.5.20
PAM2 - Programmable Attribute Map 2 ....................................... 47
1.5.21
PAM3 - Programmable Attribute Map 3 ....................................... 48
1.5.22
PAM4 - Programmable Attribute Map 4 ....................................... 49
1.5.23
PAM5 - Programmable Attribute Map 5 ....................................... 50
1.5.24
PAM6 - Programmable Attribute Map 6 ....................................... 51
1.5.25
LAC - Legacy Access Control ..................................................... 52
1.5.26
REMAPBASE - Remap Base Address Register ............................... 52
1.5.27
REMAPLIMIT - Remap Limit Address Register .............................. 53
1.5.28
SMRAM - System Management RAM Control ................................ 53
1.5.29
ESMRAMC - Extended System Management RAM Control ............... 55
1.5.30
TOM - Top of Memory .............................................................. 56
1.5.31
TOUUD - Top of Upper Usable Dram ........................................... 57
1.5.32
GBSM - Graphics Base of Stolen Memory .................................... 57
上一页
下一页
1
2
3
4
5
…
153