用户手册 — STMicroelectronics M95M02-DRMN6TP Memory IC

目录

• 1 Description

  6
  • Figure 1. Logic diagram

    6
  • Table 1. Signal names

    6
  • Figure 2. 8-pin package connections (top view)

    7
  • Figure 3. WLCSP connections (bump side view)

    7
• 2 Memory organization

  8
  • Figure 4. Block diagram

    8
• 3 Signal description

  9
  • 3.1 Serial Data Output (Q)

    9
  • 3.2 Serial Data Input (D)

    9
  • 3.3 Serial Clock (C)

    9
  • 3.4 Chip Select (S)

    9
  • 3.5 Hold (HOLD)

    9
  • 3.6 Write Protect (W)

    10
  • 3.7 VCC supply voltage

    10
  • 3.8 VSS ground

    10
• 4 Connecting to the SPI bus

  11
  • Figure 5. Bus master and memory devices on the SPI bus

    11
  • 4.1 SPI modes

    12
    • Figure 6. SPI modes supported

      12
• 5 Operating features

  13
  • 5.1 Supply voltage (VCC)

    13
    • 5.1.1 Operating supply voltage VCC

      13
    • 5.1.2 Device reset

      13
    • 5.1.3 Power-up conditions

      13
    • 5.1.4 Power-down

      14
  • 5.2 Active Power and Standby Power modes

    14
  • 5.3 Hold condition

    14
    • Figure 7. Hold condition activation

      14
  • 5.4 Status Register

    15
  • 5.5 Data protection and protocol control

    15
    • Table 2. Write-protected block size

      15
• 6 Instructions

  16
  • Table 3. M95M02-DR instruction set

    16
  • 6.1 Write Enable (WREN)

    17
    • Figure 8. Write Enable (WREN) sequence

      17
  • 6.2 Write Disable (WRDI)

    17
    • Figure 9. Write Disable (WRDI) sequence

      18
  • 6.3 Read Status Register (RDSR)

    18
    • Figure 10. Read Status Register (RDSR) sequence

      18
    • 6.3.1 WIP bit

      18
    • 6.3.2 WEL bit

      19
    • 6.3.3 BP1, BP0 bits

      19
    • 6.3.4 SRWD bit

      19
      • Table 4. Status Register format

        19
  • 6.4 Write Status Register (WRSR)

    20
    • Figure 11. Write Status Register (WRSR) sequence

      20
    • Table 5. Protection modes

      21
  • 6.5 Read from Memory Array (READ)

    22
    • Figure 12. Read from Memory Array (READ) sequence

      22
  • 6.6 Write to Memory Array (WRITE)

    22
    • Figure 13. Byte Write (WRITE) sequence

      23
    • Figure 14. Page Write (WRITE) sequence

      24
    • 6.6.1 Cycling with Error Correction Code (ECC)

      24
  • 6.7 Read Identification Page

    25
    • Figure 15. Read Identification Page sequence

      25
  • 6.8 Write Identification Page

    26
    • Figure 16. Write identification page sequence

      26
  • 6.9 Read Lock Status

    27
    • Figure 17. Read Lock Status sequence

      27
  • 6.10 Lock ID

    28
    • Figure 18. Lock ID sequence

      28
• 7 Power-up and delivery state

  29
  • 7.1 Power-up state

    29
  • 7.2 Initial delivery state

    29
• 8 Maximum rating

  30
  • Table 6. Absolute maximum ratings

    30
• 9 DC and AC parameters

  31
  • Table 7. Operating conditions (M95M02-DR, device grade 6)

    31
  • Table 8. AC measurement conditions

    31
  • Figure 19. AC measurement I/O waveform

    31
  • Table 9. Capacitance

    32
  • Table 10. Cycling performance by groups of four bytes

    32
  • Table 11. Memory cell data retention

    32
  • Table 12. DC characteristics

    33
  • Table 13. AC characteristics

    34
  • Figure 20. Serial input timing

    35
  • Figure 21. Hold timing

    35
  • Figure 22. Serial output timing

    36
• 10 Package mechanical data

  37
  • Figure 23. SO8N – 8-lead plastic small outline, 150 mils body width, package outline

    37
  • Table 14. SO8N – 8-lead plastic small outline, 150 mils body width, mechanical data

    37
  • Figure 24. M95M02-DRCS6TP/K, WLCSP standard package outline, bump side view

    38
  • Table 15. M95M02-DRCS6TP/K, WLCSP package mechanical data

    38
• 11 Part numbering

  39
  • Table 16. Ordering information scheme

    39
• 12 Revision history

  40
  • Table 17. Document revision history

    40