Renesas rl78 User Manual
RL78/G1A
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
9.2 Configuration of Clock Output/Buzzer Output Controller
The clock output/buzzer output controller includes the following hardware.
Table 9-1. Configuration of Clock Output/Buzzer Output Controller
Item Configuration
Control registers
Clock output select registers n (CKSn)
Port mode register 14 (PM14)
Port register 14 (P14)
9.3 Registers Controlling Clock Output/Buzzer Output Controller
The following two registers are used to control the clock output/buzzer output controller.
• Clock output select registers n (CKSn)
• Port mode register 14 (PM14)
• Port register 14 (P14)
• Clock output select registers n (CKSn)
• Port mode register 14 (PM14)
• Port register 14 (P14)
9.3.1 Clock output select registers n (CKSn)
These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set
the output clock.
Select the clock to be output from the PCLBUZn pin by using the CKSn register.
The CKSn register are set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00H.
R01UH0305EJ0200 Rev.2.00
329
Jul 04, 2013