Renesas rl78 User Manual

 

RL78/G1A 

 

CHAPTER  12   SERIAL  ARRAY  UNIT 

R01UH0305EJ0200  Rev.2.00 

 

 

403  

Jul 04, 2013 

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock 

(SCL) and serial data (SDA).  This simplified I

2

C is designed for single communication with a device such as EEPROM, 

flash memory, or A/D converter, and therefore, it functions only as a master.  

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop 

conditions are observed. 

For details about the settings, see 12.8  Operation of Simplified I

C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21) 

 

[Data transmission/reception] 

•  Master transmission, master reception (only master function with a single master) 
•  ACK output function

 and ACK detection function 

•  Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least 

significant bit is used for R/W control.) 

•  Manual generation of start condition and stop condition 

[Interrupt function] 

•  Transfer end interrupt 

[Error detection flag] 

•  ACK error, or overrun error 

 

*  [Functions not supported by simplified I

2

C] 

•  Slave transmission, slave reception 
•  Arbitration loss detection function 
•  Wait detection functions 

 

Note  When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register 

m (SOEm)) and serial communication data output is stopped.  See the processing flow in 12.8.3 (2) for details. 

Remarks 1.  To use an I

2

C bus of full function, see CHAPTER 13  SERIAL INTERFACE IICA. 

 2.  m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)