Renesas rl78 User Manual
RL78/G1A
CHAPTER 16 INTERRUPT FUNCTIONS
16.3.4 External interrupt rising edge enable registers (EGP0, EGP1), external interrupt falling edge enable
registers (EGN0, EGN1)
These registers specify the valid edge for INTP0 to INTP11.
The EGP0, EGP1, EGN0, and EGN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00H.
Figure 16-5. Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt
Falling Edge Enable Registers (EGN0, EGN1)
<R>
Address: FFF38H After reset: 00H R/W
Symbol
7 6 5 4 3 2 1 0
EGP0 EGP7 EGP6 EGP5 EGP4 EGP3 EGP2 EGP1 EGP0
Address: FFF39H After reset: 00H R/W
Symbol
7 6 5 4 3 2 1 0
EGN0 EGN7 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0
Address: FFF3AH After reset: 00H R/W
Symbol
7 6 5 4 3 2 1 0
EGP1 0
0
0
0 EGP11
EGP10
EGP9
EGP8
Address: FFF3BH After reset: 00H R/W
Symbol
7 6 5 4 3 2 1 0
EGN1 0
0
0
0 EGN11
EGN10
EGN9
EGN8
EGPn
EGNn
INTPn pin valid edge selection (n = 0 to 11)
0
0
Edge detection disabled
0
1
Falling
edge
1
0
Rising
edge
1
1
Both rising and falling edges
Table 16-3 shows the ports corresponding to the EGPn and EGNn bits.
R01UH0305EJ0200 Rev.2.00
703
Jul 04, 2013