Data Sheet (EVL6566A-75WES4)Table of ContentsFigure 1. Block diagram11 Description62 Maximum ratings72.1 Absolute maximum ratings7Table 1. Absolute maximum ratings72.2 Thermal data7Table 2. Thermal data73 Pin connection8Figure 2. Pin connection8Table 3. Pin description8Figure 3. Typical system block diagram104 Electrical characteristics11Table 4. Electrical characteristics115 Typical electrical performance15Figure 4. IC consumption vs VCC15Figure 5. IC consumption vs TJ15Figure 6. Vcc Zener voltage vs TJ15Figure 7. Start-up and UVLO vs TJ15Figure 8. Feedback reference vs TJ16Figure 9. E/A output clamp levels vs TJ16Figure 10. UVLO saturation vs TJ16Figure 11. OVP levels vs TJ16Figure 12. Inductor saturation threshold vs TJ17Figure 13. Vcs clamp vs TJ17Figure 14. ZCD sink/source capability vs TJ17Figure 15. ZCD clamp level vs TJ17Figure 16. TBO clamp vs TJ18Figure 17. VVFF - VTBO dropout vs TJ18Figure 18. IINV - ITBO current mismatch vs TJ18Figure 19. IINV - ITBO mismatch vs ITBO current18Figure 20. R discharge vs TJ19Figure 21. Line drop detection threshold vs TJ19Figure 22. VMULTpk - VVFF dropout vs TJ19Figure 23. PFC_OK threshold vs TJ19Figure 24. PFC_OK FFD threshold vs TJ20Figure 25. PWM_LATCH high saturation vs TJ20Figure 26. RUN threshold vs TJ20Figure 27. PWM_STOP low saturation vs TJ20Figure 28. Multiplier characteristics @ VFF = 1 V21Figure 29. Multiplier characteristics @ VFF = 3 V21Figure 30. Multiplier gain vs TJ21Figure 31. Gate drive clamp vs TJ21Figure 32. Gate drive output saturation vs TJ22Figure 33. Delay to output vs TJ22Figure 34. Start-up timer period vs TJ226 Application information236.1 Overvoltage protection23Figure 35. Output voltage setting, OVP and FFP functions: internal block diagram236.2 Feedback failure protection (FFP)246.3 Voltage feedforward24Figure 36. Voltage feedforward: squarer-divider (1/V2) block diagram and transfer characteristic25Figure 37. RFF·CFF as a function of 3rd harmonic distortion introduced in the input current266.4 THD optimizer circuit27Figure 38. THD optimizer circuit27Figure 39. THD optimization: standard TM PFC controller (left side) and L6563S (right side)286.5 Tracking boost function28Figure 40. Tracking boost block30Figure 41. Tracking output voltage vs Input voltage characteristic with TBO306.6 Inductor saturation detection30Figure 42. Effect of boost inductor saturation on the MOSFET current and detection method316.7 Power management/housekeeping functions31Figure 43. Interface circuits that let dc-dc converter's controller IC drive L6563S in burst mode32Figure 44. Interface circuits that let the L6563S switch on or off a PWM controller32Figure 45. Interface circuits for power up sequencing when dc-dc has the SS function33Figure 46. Interface circuits for actual power-up sequencing (master PFC)33Figure 47. Brownout protection (master PFC)34Table 5. Summary of L6563S idle states347 Application examples and ideas35Figure 48. Demonstration board EVL6563S-100W, wide-range mains: electrical schematic35Figure 49. L6563S 100 W TM PFC demonstration board: compliance to EN61000-3-2 standard36Figure 50. L6563S 100 W TM PFC demonstration board: compliance to JEITA-MITI standard36Figure 51. L6563S 100 W TM PFC demonstration board: input current waveform @230-50 Hz - 100 W load36Figure 52. L6563S 100W TM PFC demonstration board: input current waveform @100 V-50 Hz - 100 W load36Figure 53. EVL6563S-250W TM PFC demonstration board: electrical schematic37Figure 54. EVL6563S-400W FOT PFC demonstration board: electrical schematic37Figure 55. EVL6563S-ZRC200W 200W PFC pre-regulator with ripple-free input current: electrical schematic388 Package mechanical data39Table 6. SO14 mechanical data39Figure 56. Package dimensions409 Ordering codes41Table 7. Ordering information4110 Revision history42Table 8. Document revision history42Size: 1.32 MBPages: 43Language: EnglishOpen manual