Motorola MCF5281 用户手册

下载
页码 816
MOTOROLA
Chapter 1.  Overview  
1-7
MCF5282 Key Features
Figure 1-1. MCF5282 Block Diagram
Interface
Chip
UART1
Serial
I/O
JTAG
Port
Selects
ColdFire V2 Core
EMAC
External
 
Test
Controller
I
2
C
Module 
UART2
Serial
I/O
DMA
Timer
Modules
DRAM
Controller
2-Kbyte 
D-Cache/I-Cache
Debug Module
DIV
Clock Module
Chip
Configuration
Reset
Controller
Power
(PLL)
Edgeport
Interrupt
Controller 0
Interrupt
Controller 1
FEC
UART0
Serial
I/O
DM
A
Co
nt
ro
ll
er
Watchdog
Timer
General
Purpose
Timer A
General
Purpose
Timer B
QSPI
FlexCAN
QADC
PIT
Timers
(PIT0–
(DTIM0–
DTIM3)
M
anagem
ent
Module
Ports
Module
PIT3)
Int
ernal
 Bus
Arbi
ter
Syst
em
 
C
ont
ro
l
M
odu
le (SC
M
)
Flash
Module
64K
SRAM