Renesas rl78 User Manual

Page of 1004
 
RL78/G1A 
 
CHAPTER  12   SERIAL  ARRAY  UNIT 
R01UH0305EJ0200  Rev.2.00 
 
 
472  
Jul 04, 2013 
Figure 12-51.  Procedure for Resuming Slave Transmission 
 
Remark  m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21), 
mn = 00 to 03, 10, 11 
Starting setting for resumption
Port manipulation 
Changing setting of the SPSm register
Changing setting of the SMRmn register
Changing setting of the SOm register
Port manipulation 
Writing to the SSm register
Disable data output of the target channel 
by setting a port register and a port 
mode register. 
Re-set the register to change the operation 
clock setting. 
Re-set the register to change serial 
mode register mn (SMRmn) setting. 
Set the initial output level of the serial 
data (SOmn).
Enable data output of the target channel 
by setting a port register and a port mode 
register. 
Set the SSmn bit of the target channel to 1 
(SEmn = 1: to enable operation). 
Sets transmit data to the SIOp register (bits 
7 to 0 of the SDRmn register) and wait for a 
clock from the master. 
(Selective) 
(Selective) 
(Selective) 
(Essential) 
(Essential) 
(Essential) 
(Essential) 
Re-set the register to change serial 
communication operation setting register 
mn (SCRmn) setting. 
(Selective) 
Changing setting of the SCRmn register
If the OVF flag remain set, clear this 
using serial flag clear trigger register mn 
(SIRmn). 
(Selective) 
Clearing error flag 
Set the SOEmn bit to 1 and enable 
output from the target channel. 
(Essential) 
Changing setting of the SOEm register
Completing resumption setting
Starting communication 
Set the SOEmn bit to 0 to stop output 
from the target channel. 
(Selective) 
Changing setting of the SOEm register
(Essential) 
 
Yes 
No 
Wait until stop the communication target 
(master) 
Completing master 
preparations?
Changing setting of the SDRmn register
Re-set the register to change the transfer 
baud rate setting (setting the transfer clock 
by dividing the operation clock (f
MCK
)). 
(Selective) 
<R>