Intel P4500 マニュアル

目次

• Features Summary

  9
• Introduction

  9
• Platform

  10
• Processor Feature Details

  11
• 1.2.1 Supported Technologies

  11
• Interfaces

  11
• 1.3.1 System Memory Support

  11
• 1.3.2 PCI Express*

  12
• 1.3.3 Direct Media Interface (DMI)

  13
• 1.3.4 Platform Environment Control Interface (PECI)

  14
• 1.3.5 Intel® HD Graphics Controller

  14
• 1.3.6 Embedded DisplayPort* (eDP*)

  15
• 1.3.7 Intel® Flexible Display Interface (Intel® FDI)

  15
• Power Management Support

  15
• 1.4.1 Processor Core

  15
• 1.4.2 System

  15
• 1.4.3 Memory Controller

  16
• 1.4.4 PCI Express*

  16
• 1.4.5 DMI

  16
• 1.4.6 Integrated Graphics Controller

  16
• Thermal Management Support

  16
• Package

  16
• Terminology

  17
• Related Documents

  19
• Interfaces

  20
• System Memory Interface

  20
• 2.1.1 System Memory Technology Supported

  20
• 2-1 Supported SO-DIMM Module Configurations1

  20
• 2.1.2 System Memory Timing Support

  21
• 2.1.3 System Memory Organization Modes

  21
• 2-2 DDR3 System Memory Timing Support

  21
• 2-2 Intel Flex Memory Technology Operation

  22
• 2.1.4 Rules for Populating Memory Slots

  23
• 2.1.5 Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)

  24
• 2.1.6 DRAM Clock Generation

  24
• 2.1.7 System Memory Pre-Charge Power Down Support Details

  24
• PCI Express Interface

  25
• 2.2.1 PCI Express Architecture

  25
• 2-4 PCI Express Layering Diagram

  25
• 2-5 Packet Flow through the Layers

  26
• 2.2.2 PCI Express Configuration Mechanism

  27
• 2.2.3 PCI Express Ports and Bifurcation

  27
• 2-6 PCI Express Related Register Structures in the Processor

  27
• DMI

  28
• 2.3.1 DMI Error Flow

  28
• 2.3.2 Processor/PCH Compatibility Assumptions

  28
• 2.3.3 DMI Link Down

  28
• Intel® HD Graphics Controller

  29
• 2.4.1 3D and Video Engines for Graphics Processing

  29
• 2-7 Integrated Graphics Controller Unit Block Diagram

  29
• 2.4.2 Integrated Graphics Display Pipes

  32
• 2-8 Processor Display Block Diagram

  32
• 2-3 eDP/PEG Ball Mapping

  33
• 2.4.3 Intel Flexible Display Interface

  34
• Platform Environment Control Interface (PECI)

  34
• Interface Clocking

  35
• 2.6.1 Internal Clocking Requirements

  35
• 2-4 Processor Reference Clocks

  35
• Technologies

  36
• Intel® Virtualization Technology

  36
• 3.1.1 Intel® VT-x Objectives

  36
• 3.1.2 Intel® VT-x Features

  36
• Intel Graphics Dynamic Frequency

  37
• ACPI States Supported

  38
• 4.1.1 System States

  38
• 4.1.2 Processor Core/Package Idle States

  38
• 4-5 System States

  38
• 4-6 Processor Core/Package State Support

  38
• 4.1.3 Integrated Memory Controller States

  39
• 4.1.4 PCIe Link States

  39
• 4.1.5 DMI States

  39
• 4.1.6 Integrated Graphics Controller States

  39
• 4-7 Integrated Memory Controller States

  39
• 4-8 PCIe Link States

  39
• 4-9 DMI States

  39
• 4-10 Integrated Graphics Controller States

  39
• 4.1.7 Interface State Combinations

  40
• Processor Core Power Management

  40
• 4-11 G, S and C State Combinations

  40
• 4-12 D, S, and C State Combination

  40
• 4.2.1 Enhanced Intel SpeedStep® Technology

  41
• 4.2.2 Low-Power Idle States

  41
• 4-9 Idle Power Management Breakdown of the Processor Cores

  42
• 4-10 Thread and Core C-State Entry and Exit

  42
• 4.2.3 Requesting Low-Power Idle States

  43
• 4-13 Coordination of Thread Power States at the Core Level

  43
• 4-14 P_LVLx to MWAIT Conversion

  43
• 4.2.4 Core C-states

  44
• 4.2.5 Package C-States

  45
• 4-15 Coordination of Core Power States at the Package Level

  46
• 4-11 Package C-State Entry and Exit

  47
• IMC Power Management

  48
• 4.3.1 Disabling Unused System Memory Outputs

  49
• 4.3.2 DRAM Power Management and Initialization

  49
• PCIe Power Management

  50
• 4-16 Targeted Memory State Conditions

  50
• DMI Power Management

  51
• Integrated Graphics Power Management

  51
• 4.6.1 Intel® Display Power Saving Technology 5.0 (Intel ® DPST 5.0)

  51
• 4.6.2 Graphics Render C-State

  51
• 4.6.3 Graphics Performance Modulation Technology

  51
• 4.6.4 Intel® Smart 2D Display Technology (Intel® S2DDT)

  51
• Thermal Power Management

  52
• Thermal Design Power and Junction Temperature

  53
• 5.1.1 Intel Graphics Dynamic Frequency

  53
• Specifications

  54
• 5.1.3 Idle Power Specifications

  56
• Specifications

  56
• 5-18 18 W Ultra Low Voltage (ULV) Processor Idle Power

  56
• 5.1.4 Intelligent Power Sharing Control Overview

  57
• 5-19 35 W Standard Voltage (SV) Processor Idle Power

  57
• 5.1.5 Component Power Measurement/Estimation Error

  58
• Thermal Management Features

  58
• 5.2.1 Processor Core Thermal Features

  58
• 5-12 Frequency and Voltage Ordering

  60
• 5.2.2 Integrated Graphics and Memory Controller Thermal Features

  65
• 5.2.3 Platform Environment Control Interface (PECI)

  68
• 6-20 Signal Description Buffer Types

  70
• System Memory Interface

  71
• 6-21 Memory Channel A

  71
• 6-22 Memory Channel B

  72
• Memory Reference and Compensation

  73
• 6-23 Memory Reference and Compensation

  73
• Reset and Miscellaneous Signals

  74
• 6-24 Reset and Miscellaneous Signals

  74
• PCI Express Graphics Interface Signals

  75
• 6-25 PCI Express Graphics Interface Signals

  75
• Embedded DisplayPort (eDP)

  76
• Intel Flexible Display Interface Signals

  76
• 6-26 Intel® Flexible Display Interface

  76
• DMI

  77
• PLL Signals

  77
• 6-27 DMI - Processor to PCH Serial Interface

  77
• 6-28 PLL Signals

  77
• TAP Signals

  78
• 6-29 TAP Signals

  78
• Error and Thermal Protection

  79
• 6-30 Error and Thermal Protection

  79
• Power Sequencing

  80
• 6-31 Power Sequencing

  80
• Processor Power Signals

  81
• 6-32 Processor Power Signals

  81
• Ground and NCTF

  83
• Processor Internal Pull Up/Pull Down

  83
• 6-33 Ground and NCTF

  83
• 6-34 Processor Internal Pull Up/Pull Down

  83
• Electrical Specifications

  85
• Power and Ground Pins

  85
• Decoupling Guidelines

  85
• 7.2.1 Voltage Rail Decoupling

  85
• Processor Clocking (BCLK, BCLK#)

  85
• 7.3.1 PLL Power Supply

  86
• Voltage Identification (VID)

  86
• 7-35 Voltage Identification Definition

  86
• Reserved or Unused Signals

  90
• 7-36 Market Segment Selection Truth Table for MSID[2:0]

  90
• Signal Groups

  91
• 7-37 Signal Groups1

  91
• Test Access Port (TAP) Connection

  93
• Absolute Maximum and Minimum Ratings

  94
• Storage Conditions Specifications

  94
• 7-38 Processor Absolute Minimum and Maximum Ratings

  94
• DC Specifications

  95
• 7-39 Storage Condition Ratings

  95
• 7.10.1 Voltage and Current Specifications

  96
• 7-13 Active VCC and ICC Loadline (PSI# Asserted)

  97
• 7-14 Active VCC and ICC Loadline (PSI# Not Asserted)

  97
• Processor Uncore I/O Buffer Supply DC Voltage and Current Specifications

  98
• 7-15 VAXG/IAXG Static and Ripple Voltage Regulation

  99
• Specifications

  99
• DDR3 Signal Group DC Specifications

  100
• Control Sideband and TAP Signal Group DC Specifications

  101
• PCI Express DC Specifications

  102
• Platform Environmental Control Interface (PECI) DC Specifications

  103
• 7.11.1 DC Characteristics

  103
• eDP DC Specifications

  103
• 7.11.2 Input Device Hysteresis

  104
• 7-16 Input Device Hysteresis

  104
• PECI DC Electrical Limits

  104
• Processor Pin and Signal Information

  105
• Processor Pin Assignments

  105
• 8-17 Socket-G (rPGA988A) Pinmap (Top View, Upper-Left Quadrant)

  106
• 8-18 Socket-G (rPGA988A) Pinmap (Top View, Upper-Right Quadrant)

  107
• 8-19 Socket-G (rPGA988A) Pinmap (Top View, Lower-Left Quadrant)

  108
• 8-20 Socket-G (rPGA988A) Pinmap (Top View, Lower-Right Quadrant)

  109
• rPGA988A Processor Pin List by Pin Number

  110
• rPGA988A Processor Pin List by Pin Name

  124
• 8-21 BGA1288 Ballmap (Top View, Upper-Left Quadrant)

  138
• 8-22 BGA1288 Ballmap (Top View, Upper-Right Quadrant)

  139
• 8-23 BGA1288 Ballmap (Top View, Lower-Left Quadrant)

  140
• 8-24 BGA1288 Ballmap (Top View, Lower-Right Quadrant)

  141
• BGA1288 Processor Ball List by Ball Name

  142
• BGA1288 Processor Ball List by Ball Number

  160
• Package Mechanical Information

  179
• 8-25 rPGA Mechanical Package (Sheet 1 of 2)

  179
• 8-26 rPGA Mechanical Package (Sheet 2 of 2)

  180
• 8-27 BGA Mechanical Package (Sheet 2 of 2)

  181