STMicroelectronics L6227 DMOS Evaluation Board EVAL6227PD Manuales de usuario

Tabla de contenidos

• 1 Block diagram

  3
  • Figure 1. Block diagram

    3
• 2 Maximum ratings

  4
  • Table 1. Absolute maximum ratings

    4
  • Table 2. Recommended operating conditions

    4
  • Table 3. Thermal data

    5
• 3 Pin connections

  6
  • Figure 2. Pin connections (top view)

    6
  • Table 4. Pin description

    6
• 4 Electrical characteristics

  8
  • Table 5. Electrical characteristics (Tamb = 25 °C, Vs = 48 V, unless otherwise specified)

    8
  • Figure 3. Switching characteristic definition

    9
  • Figure 4. Overcurrent detection timing definition

    10
• 5 Circuit description

  11
  • 5.1 Power stages and charge pump

    11
    • Table 6. Charge pump external components values

      11
    • Figure 5. Charge pump circuit

      11
  • 5.2 Logic inputs

    11
    • Figure 6. Logic inputs internal structure

      12
    • Figure 7. ENA and ENB pins open collector driving

      12
    • Figure 8. ENA and ENB pins push-pull driving

      12
    • Table 7. Truth table

      13
• 6 PWM current control

  14
  • Figure 9. PWM current controller simplified schematic

    14
  • Figure 10. Output current regulation waveforms

    15
  • Figure 11. tOFF versus COFF and ROFF

    17
  • Figure 12. Area where tON can vary maintaining the PWM regulation

    17
• 7 Slow decay mode

  18
  • Figure 13. Slow decay mode output stage configurations

    18
  • 7.1 Non-dissipative overcurrent protection

    18
    • Figure 14. Overcurrent protection simplified schematic

      19
    • Figure 15. Overcurrent protection waveforms

      20
    • Figure 16. tDISABLE versus CEN and REN (VDD = 5 V)

      20
    • Figure 17. tDELAY versus CEN (VDD = 5 V)

      21
  • 7.2 Thermal protection

    21
• 8 Application information

  22
  • Table 8. Component values for typical application

    22
  • Figure 18. Typical application

    23
  • 8.1 Output current capability and IC power dissipation

    24
    • Figure 19. IC power dissipation versus output current with one full bridge ON at a time

      24
    • Figure 20. IC power dissipation versus output current with two full bridges ON at the same time

      24
  • 8.2 Thermal management

    25
    • Figure 21. Mounting the PowerSO package

      25
    • Figure 22. PowerSO36 junction ambient thermal resistance versus on-board copper area

      25
    • Figure 23. PowerDIP24 junction ambient thermal resistance versus on-board copper area

      26
    • Figure 24. SO24 junction ambient thermal resistance versus on-board copper area

      26
• 9 Package information

  27
  • Figure 25. PowerSO36 package outline

    27
  • Table 9. PowerSO36 package mechanical data

    28
  • Figure 26. PowerDIP24 package outline

    29
  • Table 10. PowerDIP24 package mechanical data

    29
  • Figure 27. SO24 package outline

    30
  • Table 11. SO24 package mechanical data

    30
• 10 Revision history

  31
  • Table 12. Document revision history

    31